
Lead DFT Engineer
1 day ago
Job Title:
Lead DFT Engineer
Location:
Bengaluru
Experience:
12+ Years
Notice Period: 30days
Role Overview
We are seeking an experienced
Lead DFT Engineer
to drive the integration and optimization of
Design-for-Test (DFT) architecture
in our LiDAR SoCs. In this role, you will own DFT strategy, planning, implementation, and validation across our high-performance silicon platforms.
Key Responsibilities
- Define, develop, and implement DFT methodologies for high-performance LiDAR SoCs.
- Own DFT planning, insertion, verification, and validation processes.
- Collaborate with RTL Design, Physical Design, and ASIC vendors to ensure robust test implementation for automotive-grade SoCs.
- Partner with IP vendors to ensure proper DFT integration at the SoC level.
- Support post-silicon bring-up, debug, silicon failure analysis, and yield improvement activities.
- Create and maintain DFT documentation, guidelines, and test architecture specifications.
What You'll Bring
- 12+ years of experience in DFT architecture and test strategy development for complex ASIC/SoC designs.
Strong expertise in industry-standard and proprietary DFT techniques, including:
SCAN/ATPG
- Built-in-Self-Test (MBIST/LBIST)
- JTAG (IEEE 1149.x/1500/1687)
- Boundary Scan (BSCAN)
Compression/Decompression technologies for Digital & Mixed-Signal SoCs
Hands-on experience with EDA tools (Mentor, Synopsys, etc.).
- Proficiency in scripting languages such as Python, PERL, TCL.
- Solid knowledge of RTL coding and SDC creation for DFT modes.
- Proven tapeout experience in advanced semiconductor nodes.
Nice to Have
- Familiarity with developing automotive-grade silicon meeting AEC-Q100 qualification.
- Experience working under ISO 26262 functional safety standards.
-
Lead DFT Engineer
1 week ago
Bengaluru, Karnataka, India Tech Mahindra Full time ₹ 20,00,000 - ₹ 25,00,000 per yearOpen position:- Lead DFT EngineerExperience: - 7+ yearsLocation:- BangaloreNP: - Immediate to 15 daysJD: -Experience with DFT tools such as Synopsys DFT Compiler, Test Kompress and Xelium.Minimum 7+ years of experience in DFT engineering, with a focus on Scan Insertion and ATPG, ICL, SSNStrong knowledge of DFT techniques such as Scan Chains, ATPG, Boundary...
-
Lead DFT Engineer
2 weeks ago
Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full timeWe are hiring for DFT Engineers.Experience- 8+ yearsLocation- Bangalore, Ahmedabad, Hyderabad, NoidaEducational Qualification(s)BE/ME*Detailed Description of the Job Profile• Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT mode timing analysis and...
-
DFT LEAD Engineer
4 weeks ago
Bengaluru, Karnataka, India Arm Full timeJob OverviewArm's DFT methodology team works on DFT flows and methodology for projects, including soft IP, hard macros, SOCs and physical library IP across all the Arm design sites. In addition, this team builds and drives DFT methodology and flows throughout all of Arm and works to get support from EDA vendors to support our...
-
Lead DFT Engineer
4 weeks ago
Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full timeWe are hiring for DFT Engineers. Experience- 8+ years Location- Bangalore, Ahmedabad, Hyderabad, Noida Educational Qualification(s) BE/ME *Detailed Description of the Job Profile • Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT mode timing...
-
Lead DFT Engineer
3 weeks ago
Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full timeWe are hiring for DFT Engineers.Experience- 8+ yearsLocation- Bangalore, Ahmedabad, Hyderabad, NoidaEducational Qualification(s)BE/ME*Detailed Description of the Job Profile• Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT mode timing analysis and...
-
Lead DFT Engineer
1 day ago
Bengaluru, Karnataka, India eInfochips (An Arrow Company) Full time ₹ 20,00,000 - ₹ 25,00,000 per yearWe are hiring for DFT Engineers.Experience- 8+ yearsLocation-Bangalore, Ahmedabad, Hyderabad, NoidaEducational Qualification(s)BE/ME*Detailed Description of the Job Profile• Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT mode timing analysis and...
-
DFT Lead Engineer
4 weeks ago
Bengaluru, Karnataka, India 7Rays Semiconductors Full timeJob Description-- The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these.- The candidate is expected to have clear understanding of BSCAN,MBIST, SCAN, ATPG and Simulation concepts.- Must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation and...
-
DFT Lead Engineer
4 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeDFT Lead :Work Location - BangaloreExperience - 7+ YearsDesired Skills and Experience –· 7+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan.· DFT logic integration and verification.· Experience in debugging low coverage and DRC fixes· Gate Level ATPG simulation with and without timing.· Pattern generation,...
-
DFT Lead Engineer
3 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeDFT Lead :Work Location - BangaloreExperience - 7+ YearsDesired Skills and Experience –· 7+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan.· DFT logic integration and verification.· Experience in debugging low coverage and DRC fixes· Gate Level ATPG simulation with and without timing.· Pattern generation,...
-
DFT Lead Engineer
3 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeDFT Lead : Work Location - Bangalore Experience - 7+ Years Desired Skills and Experience – · 7+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan. · DFT logic integration and verification. · Experience in debugging low coverage and DRC fixes · Gate Level ATPG simulation with and without timing. · Pattern...