
STA Lead
6 days ago
Skills Required
- Netlist and constraint sign in checks and validation.
- Prime time constraint development at full chip level and clean up.
- Multimode multi corner timing knowledge and timing closure at sub HM/block/top level.
- Top level timing closure with sign off STA in MMMC with Xtalk and OCV. Top level ECO implementation strategy development for netlist, RTL and timing level changes Scripting experience in Perl/TCL.
- Excellent debugging skills in implementation issues and ability to come up with creative solutions .
- Technologies from 28nm and below.
- Need minimum 8+ yoe
- Has to be good in Synthesis & STA, with timing constraints expertise
- Primetime or Tempus - both are okay.
- Available within 30 days
-
STA lead
1 week ago
Bengaluru, Karnataka, India Xanika Infotech Full time ₹ 20,00,000 - ₹ 25,00,000 per yearRole & responsibilitiesWe are seeking an experienced Full-Chip STA Engineer to drive timing closure and sign-off across the entire SoC/ASIC design. The role requires expertise in multi-block integration, multi-mode/multi-corner analysis, and sign-off methodology for advanced technology nodes.Key Responsibilities:Perform full-chip static timing analysis for...
-
STA Lead
1 week ago
Bengaluru, Karnataka, India Team Computers Full time US$ 1,25,000 - US$ 1,75,000 per yearWe are seeking an experienced Full-Chip STA Engineer to drive timing closure and sign-off across the entire SoC/ASIC design. The role requires expertise in multi-block integration, multi-mode/multi-corner analysis, and sign-off methodology for advanced technology nodes.Key Responsibilities:Perform full-chip static timing analysis for all functional and test...
-
STA Lead
1 day ago
Bengaluru, Karnataka, India, Karnataka Mirafra Technologies Full timeSkills RequiredNetlist and constraint sign in checks and validation.Prime time constraint development at full chip level and clean up.Multimode multi corner timing knowledge and timing closure at sub HM/block/top level.Top level timing closure with sign off STA in MMMC with Xtalk and OCV. Top level ECO implementation strategy development for netlist, RTL and...
-
Senior/Lead STA engineer
4 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeWe're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany: ACL Digital CompanyLocation: Bangalore & HyderabadExperience: 5 to 15 YearsJob Type: Full-TimeACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs.If you're an STA expert who thrives in...
-
Senior/Lead STA engineer
1 week ago
Bengaluru, Karnataka, India ACL Digital Full time ₹ 12,00,000 - ₹ 36,00,000 per yearWe're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany:ACL Digital CompanyLocation:Bangalore & HyderabadExperience:5 to 15 YearsJob Type:Full-TimeACL Digitalis looking forSenior Static Timing Analysis (STA) Engineerswith solid experience in timing closure of advanced SoC designs.If you're an STA expert who thrives in fast-paced,...
-
STA Engineer
1 week ago
Bengaluru, Karnataka, India Eximietas Design Full time US$ 1,50,000 - US$ 2,00,000 per yearWe are seeking an exceptional STA Engineer to take a key role in our semiconductor designteam. As STA Engineer you will get opportunity to work with talented and passionate STAengineers and create designs that push the envelope on performance, energy efficiency andscalability. you will lead the STA for cutting-edge high speed and complex large ASIC. Youwill...
-
Sta Engineer
1 week ago
Bengaluru, Karnataka, India Capgemini Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob DescriptionKey Responsibilities:Timing Analysis & ClosurePerform setup, hold, and skew analysis across Full-Chip, Sub-system, and IP levels.Achieve timing closure by resolving violations and optimizing paths.Constraint DevelopmentDefine and validate timing constraints (clocks, I/O delays, false/multi-cycle paths).Integrate constraints from multiple IPs...
-
STA Lead
4 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeTechnical Skills:Well versed with the timing closure (STA), timing closure methodologies.Pre/Post-layout constraint development to timing closure.Handshake with the design team and develop functional/DFT constraints.IP level constraint integration.Multi-voltage/Switching aware corner definitions.RC/C model selection understanding.Abstraction expertise like...
-
STA lead
1 week ago
Bengaluru, Karnataka, India Techno Facts Solutions Full time ₹ 9,00,000 - ₹ 12,00,000 per yearRole & responsibilitiesPerform full-chip static timing analysis for all functional and test modes across multiple PVTcorners.• Own SDC constraint generation, validation, and refinement at top-level.• Collaborate with block-level STA, physical design, synthesis, and clock teams to achievetiming closure.• Debug and resolve full-chip setup/hold violations...
-
STA Engineer
6 hours ago
Bengaluru, Karnataka, India Qualcomm Full time ₹ 1,04,000 - ₹ 1,30,878 per yearCompany:Qualcomm India Private LimitedJob Area:Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware...