Design Verification Lead/Manager

6 days ago


Greater Bengaluru Area, India Eximietas Design Full time ₹ 10,00,000 - ₹ 20,00,000 per year

Job Description: Design Verification Lead/Manager (10+ Years) – Bangalore

We are seeking an experienced
Design Verification (DV) Lead/Manager
to drive verification strategy, methodology, and execution for complex IP/subsystem/SoC designs. The ideal candidate will bring strong technical depth along with proven leadership capabilities.

Key Responsibilities:

  • Lead and manage DV teams working on advanced IP/subsystem/SoC verification projects.
  • Define verification strategy, planning, architecture, and coverage goals.
  • Develop UVM-based verification environments, reusable components, and test scenarios.
  • Drive debugging, regressions, flow automation, and verification sign-off.
  • Collaborate closely with design, architecture, and validation teams.
  • Mentor junior engineers and ensure adherence to best verification practices.

Required Technical Skills:

  • Strong hands-on experience with
    SystemVerilog
    ,
    UVM
    , and advanced verification methodologies.
  • Deep expertise in at least one or two high-speed protocols
    , such as:
  • PCIe
    ,
    UCIe
    ,
    CXL
    ,
    USB
    ,
    DDR
    ,
    SerDes
    ,
    MIPI
    ,
    Ethernet
    ,
    UFS
    ,
    SD/eMMC
  • Experience with
    C-SV/UVM verification
    and low-power verification (
    UPF
    ).
  • Good understanding of
    Coresight/Debug
    architecture.
  • Strong debugging skills using tools like Verdi, DVE, or SimVision.

Preferred Skills:

  • Experience leading DV teams or managing project deliveries.
  • Knowledge of formal verification, assertions (SVA), and coverage methodologies.
  • Experience with simulators like VCS, Xcelium, or Questa.

Experience:

  • 10+ years
    in Design Verification.
  • Prior experience as a
    Lead/Manager
    is strongly preferred.

Location:

  • Bangalore, India

How to Apply:

Share your resume at:
or Reach me on



  • Greater Bengaluru Area, India Eximietas Design Full time

    Job Description: Design Verification Lead/Manager (10+ Years) – BangaloreWe are seeking an experienced Design Verification (DV) Lead/Manager to drive verification strategy, methodology, and execution for complex IP/subsystem/SoC designs. The ideal candidate will bring strong technical depth along with proven leadership capabilities.Key...


  • Greater Bengaluru Area, India Eximietas Design Full time

    Job Description: Design Verification Lead/Manager (10+ Years) – Bangalore We are seeking an experienced Design Verification (DV) Lead/Manager to drive verification strategy, methodology, and execution for complex IP/subsystem/SoC designs. The ideal candidate will bring strong technical depth along with proven leadership capabilities. Key Responsibilities:...


  • Greater Bengaluru Area, India Eximietas Design Full time

    Job Description: Design Verification Lead/Manager (10+ Years) – Bangalore We are seeking an experienced Design Verification (DV) Lead/Manager to drive verification strategy, methodology, and execution for complex IP/subsystem/SoC designs. The ideal candidate will bring strong technical depth along with proven leadership capabilities. Key Responsibilities:...


  • Greater Bengaluru Area, India Eximietas Design Full time

    · 6+ years of experience in ASIC/SOC/IP Verification using SystemVerilog and UVM/OVM methodologies. · Hands-on in testbench development, coverage closure, and debugging using VCS/Xcelium/Questa. · Strong in protocol verification — DDR, PCIe, USB, SATA, MIPI, Ethernet. · Exposure to CPU-based SoC Verification, including ARM/RISC-V environments and cache...


  • Greater Bengaluru Area, India Eximietas Design Full time

    · 6+ years of experience in ASIC/SOC/IP Verification using SystemVerilog and UVM/OVM methodologies.· Hands-on in testbench development, coverage closure, and debugging using VCS/Xcelium/Questa.· Strong in protocol verification — DDR, PCIe, USB, SATA, MIPI, Ethernet.· Exposure to CPU-based SoC Verification, including ARM/RISC-V environments and cache...


  • Greater Bengaluru Area, India Eximietas Design Full time

    · 6+ years of experience in ASIC/SOC/IP Verification using SystemVerilog and UVM/OVM methodologies. · Hands-on in testbench development, coverage closure, and debugging using VCS/Xcelium/Questa. · Strong in protocol verification — DDR, PCIe, USB, SATA, MIPI, Ethernet. · Exposure to CPU-based SoC Verification , including ARM/RISC-V environments and...


  • Greater Bengaluru Area, India Eximietas Design Full time ₹ 8,00,000 - ₹ 18,00,000 per year

    ·6+ years of experiencein ASIC/SOC/IP Verification usingSystemVerilogandUVM/OVMmethodologies.· Hands-on intestbench development, coverage closure, and debuggingusing VCS/Xcelium/Questa.· Strong inprotocol verification— DDR, PCIe, USB, SATA, MIPI, Ethernet.· Exposure toCPU-based SoC Verification, including ARM/RISC-V environments and cache coherency.·...


  • Greater Bengaluru Area, IN Eximietas Design Full time

    · 6+ years of experience in ASIC/SOC/IP Verification using SystemVerilog and UVM/OVM methodologies.· Hands-on in testbench development, coverage closure, and debugging using VCS/Xcelium/Questa.· Strong in protocol verification — DDR, PCIe, USB, SATA, MIPI, Ethernet.· Exposure to CPU-based SoC Verification, including ARM/RISC-V environments and cache...


  • Greater Bengaluru Area, India Eximietas Design Full time

    We’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: Proven experience in Design Verification using SystemVerilog and UVM Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB,...


  • Greater Bengaluru Area, India Eximietas Design Full time

    We’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: - Proven experience in Design Verification using SystemVerilog and UVM - Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR,...