Senior Design Verification Engineer
8 hours ago
We’re Hiring – Lead Design Verification Engineer @ Eximietas Design Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: - Proven experience in Design Verification using SystemVerilog and UVM - Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB, NVMe, SATA, etc. Key Responsibilities & Requirements: - Solid understanding of design concepts and ASIC flow - Experience in IP, Subsystem, and SoC verification - Excellent SystemVerilog/UVM coding and debugging skills - Hands-on experience with RAL (Register Abstraction Layer) and third-party VIP integration - Deep knowledge of AMBA protocols – AXI, APB, AHB - Verification exposure to low-speed peripherals (I2C, SPI, QSPI, DMA, Interrupt Controller, GPIO, UART) - Experience with high-speed protocols (PCIe, CXL, Ethernet, USB) - Familiarity with memory protocols (DDR, LPDDR, HBM) - Proficiency in tools like VCS, Xcelium, and waveform analyzers - Experience in GLS and Power-aware Simulation (UPF) - Strong analytical, problem-solving, and leadership skills - Experience mentoring junior engineers and leading verification teams If you’re passionate about driving verification excellence and innovation — join our growing team at Eximietas Design 📩 Email: balachowdaiah.p@eximietas.design
-
Senior Design Verification Engineer
6 hours ago
Greater Bengaluru Area, India Eximietas Design Full timeWe’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: Proven experience in Design Verification using SystemVerilog and UVM Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB,...
-
Senior Design Verification Engineer
11 hours ago
Greater Bengaluru Area, India Eximietas Design Full timeWe’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification EngineerExperience: 7+ YearsLocations: Bangalore / Ahmedabad / Pune / HyderabadKey Skills:Proven experience in Design Verification using SystemVerilog and UVMStrong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB, NVMe,...
-
Design Verification Engineer
11 hours ago
Greater Bengaluru Area, India Tessolve Full time### Job Description: ASIC Design Verification Engineer**Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany.**Experience Range:** 5 to 20+ years**Key Responsibilities:**- Develop and execute test plans to verify complex ASIC designs.- Utilize System Verilog (SV) and UVM methodologies for verification tasks.- Perform functional, formal, GLS...
-
Design Verification Engineer
8 hours ago
Greater Bengaluru Area, India Tessolve Full time### Job Description: ASIC Design Verification Engineer **Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. **Experience Range:** 5 to 20+ years **Key Responsibilities:** - Develop and execute test plans to verify complex ASIC designs. - Utilize System Verilog (SV) and UVM methodologies for verification tasks. - Perform functional, formal,...
-
Design Verification Engineer
6 hours ago
Greater Bengaluru Area, India Tessolve Full time### Job Description: ASIC Design Verification Engineer **Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. **Experience Range:** 5 to 20+ years **Key Responsibilities:** - Develop and execute test plans to verify complex ASIC designs. - Utilize System Verilog (SV) and UVM methodologies for verification tasks. - Perform functional, formal,...
-
Design Verification Engineer
15 hours ago
greater bengaluru area, india Tessolve Full time### Job Description: ASIC Design Verification Engineer**Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany.**Experience Range:** 5 to 20+ years**Key Responsibilities:**- Develop and execute test plans to verify complex ASIC designs.- Utilize System Verilog (SV) and UVM methodologies for verification tasks.- Perform functional, formal, GLS...
-
Design Verification Engineer
11 hours ago
greater bengaluru area, india Tessolve Full time### Job Description: ASIC Design Verification Engineer**Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany.**Experience Range:** 5 to 20+ years**Key Responsibilities:**- Develop and execute test plans to verify complex ASIC designs.- Utilize System Verilog (SV) and UVM methodologies for verification tasks.- Perform functional, formal, GLS...
-
Senior Design Verification Engineer
11 hours ago
Greater Bengaluru Area, India ACL Digital Full timeAbout the CompanyBe part of a dynamic verification team working on next-gen SoC designs with exposure to complex verification flows and client interaction.About the RoleWe are looking for a Senior Verification Engineer (SoC / UVM RAL / GLS) to join our team in Bangalore (Hybrid) with 5–8 years of experience. Immediate joiners are...
-
Senior Design Verification Engineer
8 hours ago
Greater Bengaluru Area, India ACL Digital Full timeAbout the Company Be part of a dynamic verification team working on next-gen SoC designs with exposure to complex verification flows and client interaction. About the Role We are looking for a Senior Verification Engineer (SoC / UVM RAL / GLS) to join our team in Bangalore (Hybrid) with 5–8 years of experience. Immediate joiners are preferred....
-
Senior Design Verification Engineer
6 hours ago
Greater Bengaluru Area, India ACL Digital Full timeAbout the Company Be part of a dynamic verification team working on next-gen SoC designs with exposure to complex verification flows and client interaction. About the Role We are looking for a Senior Verification Engineer (SoC / UVM RAL / GLS) to join our team in Bangalore (Hybrid) with 5–8 years of experience. Immediate joiners are preferred....
