Senior Design Verification Engineer
12 hours ago
About the CompanyBe part of a dynamic verification team working on next-gen SoC designs with exposure to complex verification flows and client interaction.About the RoleWe are looking for a Senior Verification Engineer (SoC / UVM RAL / GLS) to join our team in Bangalore (Hybrid) with 5–8 years of experience. Immediate joiners are preferred.ResponsibilitiesHands-on experience with UVM RAL – Register Abstraction Layer.Strong in SoC-level verification and Gate-Level Simulation (GLS).Power-aware simulation experience is a must.Expertise in Register Access Tests – Backdoor, POR, Reg Write/Read.Good understanding of Register Maps and RAL Integration flow.Proficient in RAL methods – write, read, peek, poke.Ability to debug and verify SoC integration scenarios effectively.QualificationsEducation details: 5–8 Years of experience in relevant field.Required SkillsHands-on experience with UVM RAL.Strong SoC-level verification skills.Experience with Gate-Level Simulation (GLS).Power-aware simulation experience.Expertise in Register Access Tests.Good understanding of Register Maps.Proficient in RAL methods.Ability to debug and verify SoC integration scenarios.Preferred SkillsExperience with complex verification flows.Client interaction experience.Pay range and compensation packagePay range or salary or compensation details not specified. Equal Opportunity StatementWe are committed to diversity and inclusivity in our hiring practices.
-
Senior Design Verification Engineer
7 hours ago
Greater Bengaluru Area, India Eximietas Design Full timeWe’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: Proven experience in Design Verification using SystemVerilog and UVM Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB,...
-
Senior Design Verification Engineer
9 hours ago
Greater Bengaluru Area, India Eximietas Design Full timeWe’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: - Proven experience in Design Verification using SystemVerilog and UVM - Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR,...
-
Senior Design Verification Engineer
12 hours ago
Greater Bengaluru Area, India Eximietas Design Full timeWe’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification EngineerExperience: 7+ YearsLocations: Bangalore / Ahmedabad / Pune / HyderabadKey Skills:Proven experience in Design Verification using SystemVerilog and UVMStrong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB, NVMe,...
-
Design Verification Engineer
9 hours ago
Greater Bengaluru Area, India Tessolve Full time### Job Description: ASIC Design Verification Engineer **Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. **Experience Range:** 5 to 20+ years **Key Responsibilities:** - Develop and execute test plans to verify complex ASIC designs. - Utilize System Verilog (SV) and UVM methodologies for verification tasks. - Perform functional, formal,...
-
Design Verification Engineer
12 hours ago
Greater Bengaluru Area, India Tessolve Full time### Job Description: ASIC Design Verification Engineer**Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany.**Experience Range:** 5 to 20+ years**Key Responsibilities:**- Develop and execute test plans to verify complex ASIC designs.- Utilize System Verilog (SV) and UVM methodologies for verification tasks.- Perform functional, formal, GLS...
-
Design Verification Engineer
7 hours ago
Greater Bengaluru Area, India Tessolve Full time### Job Description: ASIC Design Verification Engineer **Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. **Experience Range:** 5 to 20+ years **Key Responsibilities:** - Develop and execute test plans to verify complex ASIC designs. - Utilize System Verilog (SV) and UVM methodologies for verification tasks. - Perform functional, formal,...
-
Design Verification Engineer
16 hours ago
greater bengaluru area, india Tessolve Full time### Job Description: ASIC Design Verification Engineer**Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany.**Experience Range:** 5 to 20+ years**Key Responsibilities:**- Develop and execute test plans to verify complex ASIC designs.- Utilize System Verilog (SV) and UVM methodologies for verification tasks.- Perform functional, formal, GLS...
-
Design Verification Engineer
12 hours ago
greater bengaluru area, india Tessolve Full time### Job Description: ASIC Design Verification Engineer**Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany.**Experience Range:** 5 to 20+ years**Key Responsibilities:**- Develop and execute test plans to verify complex ASIC designs.- Utilize System Verilog (SV) and UVM methodologies for verification tasks.- Perform functional, formal, GLS...
-
Senior Design Verification Engineer
7 hours ago
Greater Bengaluru Area, India ACL Digital Full timeAbout the Company Be part of a dynamic verification team working on next-gen SoC designs with exposure to complex verification flows and client interaction. About the Role We are looking for a Senior Verification Engineer (SoC / UVM RAL / GLS) to join our team in Bangalore (Hybrid) with 5–8 years of experience. Immediate joiners are preferred....
-
Senior Design Verification Engineer
9 hours ago
Greater Bengaluru Area, India ACL Digital Full timeAbout the Company Be part of a dynamic verification team working on next-gen SoC designs with exposure to complex verification flows and client interaction. About the Role We are looking for a Senior Verification Engineer (SoC / UVM RAL / GLS) to join our team in Bangalore (Hybrid) with 5–8 years of experience. Immediate joiners are preferred....
