Current jobs related to SoC STA/Timing Engineer - Bengaluru, Karnataka - Qualcomm
-
STA Engineer
2 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeJob Title: STA EngineerLocation: Banglaore/HyderabadEmployment Type: Full-timeIndustry: Semiconductors / VLSI / ASIC DesignJob Summary:We are looking for a skilled and motivated STA Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting...
-
Soc Sta/timing Engineer
3 weeks ago
Bengaluru, Karnataka, India Qualcomm Full timeCompany Qualcomm India Private Limited Job Area Engineering Group Engineering Group Hardware Engineering General Summary As a leading technology innovator Qualcomm pushes the boundaries of what s possible to enable next-generation experiences and drives digital transformation to help create a smarter connected future for all As a Qualcomm Hardware...
-
STA Engineer
1 week ago
Bengaluru, Karnataka, India ACL Digital Full timeJob Title: STA Engineer Location: Banglaore/Hyderabad Employment Type: Full-time Industry: Semiconductors / VLSI / ASIC Design Job Summary: We are looking for a skilled and motivated STA Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip...
-
STA(Static Timing Analysis) Engineer
3 weeks ago
Bengaluru, Karnataka, India Capgemini Engineering Full timeExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
-
STA(Static Timing Analysis) Engineer
3 weeks ago
Bengaluru, Karnataka, India Capgemini Engineering Full timeExperience: 5+years Location: Bangalore Job Description: As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
-
STA(Static Timing Analysis) Engineer
1 week ago
Bengaluru, Karnataka, India Capgemini Engineering Full timeJob DescriptionExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and...
-
STA(Static Timing Analysis) Engineer
2 weeks ago
Bengaluru, Karnataka, India Capgemini Engineering Full timeExperience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...
-
STA Implementation Expert
2 weeks ago
Bengaluru, Karnataka, India beBeeSpecialist Full time ₹ 80,00,000 - ₹ 1,50,00,000STA EngineerWe are seeking a highly motivated and skilled STA Engineer to join our backend implementation team.The successful candidate will have expertise in RTL-to-GDSII implementation, timing closure, and DFT modes.Key Responsibilities:Implementation of complex SoC blocks or full-chip designs targeting performance, power, and area optimization.Timing...
-
STA Timing Closure Expert
2 weeks ago
Bengaluru, Karnataka, India beBeeTiming Full time ₹ 1,00,00,000 - ₹ 2,00,00,000We are seeking a seasoned expert in static timing analysis to drive timing closure for complex SoC designs.The ideal candidate will oversee and execute timing analysis using industry-standard tools, collaborate with cross-functional teams to resolve timing violations, develop and maintain timing constraints, and support ECO timing closure.Responsibilities...
-
Senior/Lead STA engineer
3 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeWe're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany: ACL Digital CompanyLocation: Bangalore & HyderabadExperience: 5 to 15 YearsJob Type: Full-TimeACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs.If you're an STA expert who thrives in...
SoC STA/Timing Engineer
2 weeks ago
General Summary:
As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.
Minimum Qualifications:
- Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. ORMaster's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. ORPhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.Responsibilities:
- STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.
- Timing analysis, validation and debug across multiple PVT conditions using PT/Tempus.
- Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation.
- Evaluate multiple timing methodologies/tools on different designs and technology nodes.
- Work on automation scripts within STA/PD tools for methodology development.
- Good Technical writing and Communication skills, should be willing to work in cross-collaborative environment
- Experience in design automation using TCL/Perl/Python.
- Familiar with digital flow design implementation RTL to GDS : ICC, Innovous , PT/Tempus
- Familiar with process technology enablement: Circuit simulations using Hspice/FineSim, Monte Carlo.
Education : B.Tech or MTech/MS in Electrical/Electronics/Microelectronics/VLSI.
Preferred Qualification/Skills
- 5 - 10 years of experience in STA/Timing
- Strong expertise in STA timing analysis basics, AOCV/POCV concepts, CTS, defining and managing timing constraints, Latch transparency handling, 0-cycle, multi-cycle path handling
- Hands-on experience with STA tools - Prime-time, Tempus
- Have experience in driving timing convergence at Chip-level and Hard-Macro level
- In-depth knowledge cross-talk noise, Signal Integrity, Layout Parasitic Extraction, feed through handling,
- Knowledge of ASIC back-end design flows and methods and tools (ICC2, Innovus)
- Knowledge of Spice simulation Hspice/FineSim, Monte Carlo. Silicon to spice model correlation.
- Proficient is scripting languages TCL, Perl, Awk
- Basic knowledge of device physics