ASIC Engineering Director

4 days ago


Hyderabad, Telangana, India 5G-AI Full time ₹ 12,00,000 - ₹ 36,00,000 per year

Hiring : ASIC Engineering Director :

Job Location : Hyderabad

Experience : 20 Years

Our game-changing AI solutions revolutionize what people and businesses can achieve. Ara inference processors combined with our SDK deliver unrivaled deep learning performance at the edge to accelerate and optimize real-time decision making where every millisecond is critical, and power efficiency is a must. embed high-performance AI into edge devices to create a smarter, safer, and more enjoyable world. Edge AI is on the brink of a boom, and Kinara is looking forward to playing a significant role in it.

KEY EXPERTISE :

- Seasoned ASIC Front End leader with 20 years of cross domain experience ranging from architecture, uArch, IP/Sub- systems/SOC/chiplets design/integration, RTL coding, Synthesis, CDC, timing, power analysis, system/IP verification, Silicon Bring up.

- Proven track record of leading the design and development of complex IPs, sub-systems, chiplets for SOCs in the multiple domains like PCIE, USB, UCIE, ARM/x86 CPUs, RISC-V, VPU/NPU, GPU, LSIO, NOC, Fabrics, AMBA buses, DRAM, SD/SDIO/eMMC etc. Responsible for defining the technical direction of ASIC designs and collaborating with cross- functional teams to ensure successful ASIC implementation.

- Demonstrated strong leadership, project timelines & resources management and team management skills, and the ability to influence the technical strategy of the organization.

- Familiar with ASIC verification methodologies, DFT, Physical design and board design which help in influencing cross functional teams in getting desired results.

- Excellent execution capabilities to handle multiple domains in multiple projects simultaneously.

- Delivered superior results through team collaboration and diversity of thought. Always open to learn new technologies to grow in technical breadth and depth.

- Managed development of multiple sub-systems and IPs designed from scratch for Intel IOT (Elkhart Lake), Edge (Reefbay), dVPU/NPU (Arrow LakeR), GPU (DMR-D), Media (MTL-D), Smart NIC (Altera NIC), Palm Ridge, Mount Morgan IPU SoCs which are executed in advanced technology nodes of both Intel (18A, 3nm, 5nm) and TSMC (N3e, N5, N6).

- Have hands on experience in chiplets, Sub-systems and IP development (micro-architecture development, 3rd party IP integration (Synopsys, Verisilicon. SiFive RISCV, ARM cores etc.,), RTL implementation, synthesis, static timing analysis, Power analysis, system/IP level verification, FPGA emulation, Si bring-up) and SoC integration flows and methodologies.

- Led 30 engineer design team and have good experience in working with cross-functional teams and cross BU teams across multiple geos, resulting in good collaboration and accelerated time to market.

- Led IP development (RTL design, Lint, CDC, Synthesis, timing, unit level and system level verification) of various IPs in Nvdia Tegra SoC processors (from first generation [APX] to ninth generation [Xavier]) and Cisco NIC chips.

- Have good working experience on low power design methodologies (clock gating, power gating, multi-vt and DVFS) used in mobile SoCs.

- Designed couple of modules in Tegra SoC like DMA engine, SD/SDIO/eMMC5.2 host controller and bus-bridges for Nvidia proprietary buses. Worked on architecture, micro architecture, RTL design and timing analysis. Familiar with automotive electronics ISO26262 safety requirements.

- Was Executive member from Nvidia in SD card org and JEDEC (eMMC) forum. Participated in SD/SDIO4.x, SD host4.x and eMMC5.x specification development.

- Working experience with cross functional teams like back end, analog I/O pad and SW teams to ensure IP requirements are met at each stage. Have working experience in developing tree build and regression infrastructure.

- Have hands on experience in ASIC verification also - Test Planning, Develop Directed, Random and System-level (soc level) Test Cases; Design Test Bench using System Verilog; Develop Random Test environment; Execute Code Coverage & Analyse Reports, Execute Gate-level Simulations; Execute Functional & Regression Tests.

- Good Team Player : Participated and lead the effort of SD4.x/eMMC5.x host controller design and verification. Detail oriented go- getter with Fast Learning Curve and strong analytical, decision making, problem solving, visualizing, negotiating, communication & interpersonal skills.

- Mentored engineers, designed IP/SS schedules with proper staging plan with cross team dependencies, identified and solved technical issues, and ensured development of high-quality products.


  • Junior ASIC Engineer

    2 weeks ago


    Hyderabad, Telangana, India Acesoft Labs Full time ₹ 9,00,000 - ₹ 12,00,000 per year

    Job Title: ASIC Engineer (Entry to Mid-Level)Job Description:We are seeking motivated ASIC Engineers to join our dynamic team. This role encompasses a range of responsibilities from foundational verification to physical design and synthesis. The ideal candidate will have a solid understanding of Verilog and SystemVerilog, with a keen interest in expanding...


  • Hyderabad, Telangana, India Stealth Mode Startup - AI Product Based Company Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Job Title : Verification Engineer (hardware) We are seeking an exceptional Senior ASIC Verification Engineer to join our innovative semiconductor team. You will lead verification initiatives for complex ASIC designs and drive technical excellence across projects. About the Role : You will be responsible for developing advanced verification...


  • Hyderabad, Telangana, India AideWiser SolTek Full time

    Job DescriptionASIC RTL Design EngineerJob Description:Exp: 5 to 8 yrsLocation: Hyderabad- Good knowledge on the digital concepts and ASIC flow- Experience in RTL coding is a must.- Must have hands on experience with SoC design and integration.- Experience in Verilog/System-Verilog is a must.- knowledge of AMBA protocols - AXI, AHB, APB- Basic knowledge on...


  • Hyderabad, Telangana, India AideWiser SolTek Full time

    ASIC RTL Design Engineer Job Description: Exp: 5 to 8 yrs Location: Hyderabad Good knowledge on the digital concepts and ASIC flow Experience in RTL coding is a must. Must have hands on experience with SoC design and integration. Experience in Verilog/System-Verilog is a must. knowledge of AMBA protocols - AXI, AHB, APB Basic knowledge on verification...


  • Hyderabad, Telangana, India AideWiser SolTek Full time ₹ 1,04,000 - ₹ 1,30,878 per year

    ASIC RTL Design EngineerJob Description:Exp: 5 to 8 yrsLocation: HyderabadGood knowledge on the digital concepts and ASIC flowExperience in RTL coding is a must.Must have hands on experience with SoC design and integration.Experience in Verilog/System-Verilog is a must.knowledge of AMBA protocols - AXI, AHB, APBBasic knowledge on verificationUnderstanding of...

  • ASIC Test Engineer

    4 weeks ago


    Hyderabad, Telangana, India Canvendor Full time

    #Hiring: ASIC Test Engineer (5+ Years Experience) | Hyderabad | Immediate Joiners PreferredJob Title: ASIC Test EngineerLocation: Hyderabad / BangaloreExperience Level: 5-15 daysNotice Period : Immediate to 15 Days• ADC/DAC❖ Internal loopback❖ SCAN (stuck-at and transition delay❖ Pre & Post-trim including temperature sensors❖ IO DC parametric...


  • Hyderabad, Telangana, India Proxelera Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Job InformationJob Opening IDZR_167_JOBIndustrySemiconductorDate Opened08/22/2025Job TypeFull timeWork Experience12+ YearsCityBangalore / HyderabadState/ProvinceKarnataka / TelanganaCountryIndiaZip/Postal Code560078Job DescriptionASIC Verification Engineer – PCIe Expert (12+ years)Location: Bangalore / HyderabadWe are looking for an experienced ASIC...

  • ASIC Test Engineer

    4 weeks ago


    Hyderabad, Telangana, India Canvendor Full time

    #Hiring : ASIC Test Engineer (5+ Years Experience) | Hyderabad | Immediate Joiners Preferred Job Title: ASIC Test Engineer Location: Hyderabad / Bangalore Experience Level: 5-15 days Notice Period : Immediate to 15 Days • ADC/DAC ❖ Internal loopback ❖ SCAN (stuck-at and transition delay ❖ Pre & Post-trim including temperature sensors ❖ IO DC...


  • Hyderabad, Telangana, India Synopsys Full time

    and RequirementsAt Synopsys we re at the heart of the innovations that change the way we work and play Self-driving cars Artificial Intelligence The cloud 5G The Internet of Things These breakthroughs are ushering in the Era of Smart Everything And we re powering it all with the world s most advanced technologies for chip design and software...


  • Hyderabad, Telangana, India Proxelera Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Job InformationJob Opening IDZR_186_JOBIndustrySemiconductorDate Opened09/18/2025Job TypeFull timeWork Experience3 - 10 yearsCityHyderabadState/ProvinceTelanganaCountryIndiaZip/Postal Code5600081Job DescriptionRole: ASIC/SOC Front End Design EngineerExperience: 3–10+ years of relevant experience.Location: HyderabadDesign Openings – 2 PositionsScreen the...