Senior Design/Verification Engineer

3 days ago

Bangalore, India Tessolve Full time
Immediate hiring

Tessolve Semiconductors is hiring for below positions
Design Verification Engineer-Lead and above
Experience: 5+ years to 30 years
Notice period: immediate to 30 days most preferable.

Proven track record of building testplan, UVM environment and testbenches
• Experience with RTL debugging, ScoreBoarding and Code Coverage Analysis
• Tessolve Semiconductors, a venture of Hero Electronix, is a Design and Test Engineering Service Company providing End to End Solutions from Product Engineering, Software, Hardware, Wireless, Automotive and Embedded Solutions.With 2500+ employees worldwide,Tessolve provides a one-stop-shop solution with full-fledged hardware and software capabilities, including its advanced silicon and system testing labs. Tessolve offers a Turnkey ASIC Solution, from design to packaged parts. We have a global presence with office locations in the United States, India, Singapore, Malaysia, Germany, United Kingdom, China, UK, Japan, Thailand, Philippines, and Test Labs in India, Singapore, Malaysia, Austin, San Jose.Tessolve offers a highly competitive compensation and benefits along with an electric work environment to scale one’s intellect, skills and growth.

At Tessolve, we are committed to fostering a workplace that embraces and celebrates diversity in all its forms. We are dedicated to creating an inclusive environment where all employees, regardless of their race, color, religion, gender, gender identity or expression, sexual orientation, national origin, genetics, disability, age, or veteran status, feel valued and respected. We believe in fair and equitable treatment for all employees and aim to eliminate any biases or barriers that may hinder personal or professional growth.

  • Senior Design Verification Engineers

    3 days ago

    Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer: Should have PCIE IP level verification exposure Good UVM understanding Serial protocol understanding Interested,please drop your updated CV to

  • Senior Design Verification Engineers

    2 days ago

    Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer: Should have PCIE IP level verification exposure Good UVM understanding Serial protocol understanding Interested,please drop your updated CV to

  • Senior Design Verification Engineer

    3 days ago

    Bangalore, India ACL Digital Full time

    Senior Design verification Engineer Mandatory Skill : PCIE Location : Bangalore Experience : 5 years Design Verification Engineer responsible for ensuring functional correctness of ASIC/SoC designs. Key Task: Develop and execute verification plans for complex digital designs. Methodology: Use UVM/SystemVerilog to create testbenches, write...

  • Senior Design Verification Engineers

    2 days ago

    bangalore, India ACL Digital Full time

    Senior Design Verification Engineer:Should have PCIE IP level verification exposureGood UVM understandingSerial protocol understandingInterested,please drop your updated CV to janagaradha.n@acldigital.com

  • Senior Design Verification Engineer

    2 days ago

    bangalore, India HCLTech Full time

    Position Overview: We are seeking a highly skilled Senior Engineer/Architect to join our dynamic team. In this pivotal role, you will lead the design and verification of advanced integrated circuits (ICs), ensuring they meet the highest standards of quality and performance. This position offers the opportunity to work on groundbreaking projects and influence...

  • Senior Design Verification Engineer

    3 days ago

    Bangalore, India eInfochips (An Arrow Company) Full time

    POSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ Ahmedabad ROLE & RESPONSIBILITIES An expert level with developing UVM-based SV test-benches. Highly experienced with defining block, sub-system and SOC top level test plans. Relevant experience with one or more of PCIe,...

  • Senior Design Verification Engineer

    2 days ago

    bangalore, India eInfochips (An Arrow Company) Full time

    POSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ AhmedabadROLE & RESPONSIBILITIES An expert level with developing UVM-based SV test-benches.Highly experienced with defining block, sub-system and SOC top level test plans.Relevant experience with one or more of PCIe, NVMe, NAND, DDR and...

  • Verification Lead Design Engineer

    2 days ago

    bangalore, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...

  • Senior Engineer, Design Verification Engineering

    3 days ago

    Bangalore, India ACL Digital Full time

    Hi All, ACL Digital is hiring #Senior #Design #Verification Engineer! Experience: 4 Years Location: Bangalore / Hyderabad Notice Period: Immediate to 30 Days Preferred! We're seeking experienced professionals ASIC/SoC verification. If you have expertise in UVM/System Verilog, proficiency in scripting languages like Python/Perl/TCL, and a strong...

  • Senior Design Verification Engineer

    3 days ago

    Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer Job Description: SV / UVM Test bench development and test cases coding. Code and Functional coverage analysis and closure. Work with team for verification closure. Experience with python or any other scripting language is a plus. Bus protocols AXI / APB / UART/ IJTAG protocol working knowledge is an...