Senior Design Verification Engineer
23 hours ago
Position Overview: We are seeking a highly skilled Senior Engineer/Architect to join our dynamic team. In this pivotal role, you will lead the design and verification of advanced integrated circuits (ICs), ensuring they meet the highest standards of quality and performance. This position offers the opportunity to work on groundbreaking projects and influence the development of cutting-edge technologies.
Key Responsibilities:
- Lead the creation and execution of comprehensive verification strategies using industry-leading methodologies such as UVM.
- Architect and develop sophisticated verification environments (testbenches) to achieve optimal code coverage and functionality.
- Utilize advanced simulation tools, including ModelSim, Cadence Incisive, and Synopsys VCS, to validate RTL designs.
- Diagnose and resolve complex verification issues, collaborating with design engineers to ensure design integrity.
- Conduct thorough code reviews and enforce adherence to verification best practices and coding standards.
- Mentor junior engineers, fostering a culture of continuous learning and improvement within the team.
- Stay abreast of emerging verification technologies and methodologies, driving innovation and efficiency in verification processes.
Qualifications:
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related discipline.
- Extensive experience (10+ years) in design verification for ASICs or SoCs, with a proven track record of successful project delivery.
- Deep understanding of digital design principles and verification methodologies, particularly UVM.
- Proficiency in hardware description languages such as Verilog or VHDL, and scripting languages like Python or Perl.
- Strong analytical skills and a methodical approach to problem-solving.
- Excellent leadership and communication skills, with the ability to collaborate effectively across teams.
Benefits:
- Competitive compensation package, including comprehensive health benefits and retirement plans.
- Opportunity to work on innovative projects in a collaborative and forward-thinking environment.
- Support for professional development and career progression, with access to continuous learning resources.
-
Senior Design Verification Engineers
2 days ago
Bangalore, India ACL Digital Full timeSenior Design Verification Engineer: Should have PCIE IP level verification exposure Good UVM understanding Serial protocol understanding Interested,please drop your updated CV to
-
Senior Design Verification Engineers
15 hours ago
Bangalore, India ACL Digital Full timeSenior Design Verification Engineer: Should have PCIE IP level verification exposure Good UVM understanding Serial protocol understanding Interested,please drop your updated CV to
-
Senior Design Verification Engineer
2 days ago
Bangalore, India ACL Digital Full timeSenior Design verification Engineer Mandatory Skill : PCIE Location : Bangalore Experience : 5 years Design Verification Engineer responsible for ensuring functional correctness of ASIC/SoC designs. Key Task: Develop and execute verification plans for complex digital designs. Methodology: Use UVM/SystemVerilog to create testbenches, write...
-
Senior Design Verification Engineers
19 hours ago
bangalore, India ACL Digital Full timeSenior Design Verification Engineer:Should have PCIE IP level verification exposureGood UVM understandingSerial protocol understandingInterested,please drop your updated CV to janagaradha.n@acldigital.com
-
Senior Design Verification Engineer
2 days ago
Bangalore, India eInfochips (An Arrow Company) Full timePOSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ Ahmedabad ROLE & RESPONSIBILITIES An expert level with developing UVM-based SV test-benches. Highly experienced with defining block, sub-system and SOC top level test plans. Relevant experience with one or more of PCIe,...
-
Senior Design Verification Engineer
20 hours ago
bangalore, India eInfochips (An Arrow Company) Full timePOSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ AhmedabadROLE & RESPONSIBILITIES An expert level with developing UVM-based SV test-benches.Highly experienced with defining block, sub-system and SOC top level test plans.Relevant experience with one or more of PCIe, NVMe, NAND, DDR and...
-
Verification Lead Design Engineer
20 hours ago
bangalore, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...
-
Bangalore, India ACL Digital Full timeHi All, ACL Digital is hiring #Senior #Design #Verification Engineer! Experience: 4 Years Location: Bangalore / Hyderabad Notice Period: Immediate to 30 Days Preferred! We're seeking experienced professionals ASIC/SoC verification. If you have expertise in UVM/System Verilog, proficiency in scripting languages like Python/Perl/TCL, and a strong...
-
Senior Design Verification Engineer
2 days ago
Bangalore, India ACL Digital Full timeSenior Design Verification Engineer Job Description: SV / UVM Test bench development and test cases coding. Code and Functional coverage analysis and closure. Work with team for verification closure. Experience with python or any other scripting language is a plus. Bus protocols AXI / APB / UART/ IJTAG protocol working knowledge is an...
-
Senior Design Verification Engineer
2 days ago
Bangalore, India ACL Digital Full timeSenior Design Verification Engineer Location: Bangalore. Experience: 4 to 10 Years. Notice Period: Any. Perform verification of complex digital designs at block and system level. Develop testbenches using SystemVerilog/UVM for simulation and debugging. Create and execute comprehensive test plans for functional verification. Achieve...
