Design Verification Engineer

2 weeks ago


Bangalore, India ACL Digital Full time

Hi All, ACL Digital is hiring #Senior #Design #Verification Engineer Experience: 4 Years Location: Bangalore / Hyderabad Notice Period: Immediate to 30 Days Preferred We're seeking experienced professionals ASIC/SoC verification. If you have expertise in UVM/System Verilog, proficiency in scripting languages like Python/Perl/TCL, and a strong grasp of protocols such as AXI, APB, PCIe, and DDR. Thanks, K Himabindu



  • Bangalore, India Eximietas Design Full time

    We’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: Proven experience in Design Verification using SystemVerilog and UVM Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB,...


  • bangalore, India Eximietas Design Full time

    We're Hiring – Lead Design Verification Engineer @ Eximietas DesignPosition: Lead Design Verification EngineerExperience: 7+ YearsLocations: Bangalore / Ahmedabad / Pune / HyderabadKey Skills:- Proven experience in Design Verification using SystemVerilog and UVM- Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB, NVMe,...


  • bangalore, India Eximietas Design Full time

    We’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification EngineerExperience: 7+ YearsLocations: Bangalore / Ahmedabad / Pune / HyderabadKey Skills:Proven experience in Design Verification using SystemVerilog and UVMStrong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB, NVMe,...


  • Bangalore Division, India Eximietas Design Full time

    We’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: Proven experience in Design Verification using SystemVerilog and UVM Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB,...


  • bangalore district, India Eximietas Design Full time

    We’re Hiring – Lead Design Verification Engineer @ Eximietas Design! Position: Lead Design Verification Engineer Experience: 7+ Years Locations: Bangalore / Ahmedabad / Pune / Hyderabad Key Skills: Proven experience in Design Verification using SystemVerilog and UVM Strong experience in minimum 2 protocols like AXI, AHB, Ethernet, PCIe, UCIe, DDR, USB,...


  • bangalore, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification (PCIE) Engineers / Leads / Managers. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. Job Description: # Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans. #...


  • bangalore, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification Architects/ Sr. Manger. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. Job Description: # Lead SoC Design Verification efforts for complex projects, ensuring successful execution of verification plans. # Develop and...


  • bangalore, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification Architects/ Sr. Manger.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.Job Description:# Lead SoC Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and...


  • bangalore, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...


  • bangalore, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...