Senior Design Verification Engineer

12 hours ago


bangalore, India ACL Digital Full time

JD:


This role requires expertise in PCIe, CPU, Ethernet, CXL, DDR, and RISC-V technologies.


Key Responsibilities:


Develop and execute verification plans for hardware designs incorporating PCIe, Ethernet, CXL, DDR, and RISC-V technologies.

Design and implement verification environments using SystemVerilog and UVM methodologies.

Develop test cases to validate functional correctness, performance, and compliance with industry standards.

Collaborate with the design team to debug and resolve issues identified during verification.

Perform coverage analysis to ensure thorough verification of the design.


Required Skills:


Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.

Experience in ASIC/FPGA verification with a focus on PCIe, Ethernet, CXL, DDR, and RISC-V protocols.

Proficiency in SystemVerilog and familiarity with UVM methodology.

Strong problem-solving and debugging skills.

Excellent communication and teamwork abilities.


Preferred Skills:


Familiarity with high-speed serial interfaces such as PCIe Gen4/Gen5, Ethernet 400G/800G, or CXL.

Experience with verification tools such as VCS, Questa, or ModelSim.

Knowledge of scripting languages such as Perl or Python.

Understanding of computer architecture and digital logic design principles.



  • Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer: Should have PCIE IP level verification exposure Good UVM understanding Serial protocol understanding Interested,please drop your updated CV to


  • Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer: Should have PCIE IP level verification exposure Good UVM understanding Serial protocol understanding Interested,please drop your updated CV to


  • Bangalore, India ACL Digital Full time

    Senior Design verification Engineer Mandatory Skill : PCIE Location : Bangalore Experience : 5 years Design Verification Engineer responsible for ensuring functional correctness of ASIC/SoC designs. Key Task: Develop and execute verification plans for complex digital designs. Methodology: Use UVM/SystemVerilog to create testbenches, write...


  • bangalore, India ACL Digital Full time

    Senior Design Verification Engineer:Should have PCIE IP level verification exposureGood UVM understandingSerial protocol understandingInterested,please drop your updated CV to janagaradha.n@acldigital.com


  • bangalore, India HCLTech Full time

    Position Overview: We are seeking a highly skilled Senior Engineer/Architect to join our dynamic team. In this pivotal role, you will lead the design and verification of advanced integrated circuits (ICs), ensuring they meet the highest standards of quality and performance. This position offers the opportunity to work on groundbreaking projects and influence...


  • Bangalore, India eInfochips (An Arrow Company) Full time

    POSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ Ahmedabad ROLE & RESPONSIBILITIES An expert level with developing UVM-based SV test-benches. Highly experienced with defining block, sub-system and SOC top level test plans. Relevant experience with one or more of PCIe,...


  • bangalore, India eInfochips (An Arrow Company) Full time

    POSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ AhmedabadROLE & RESPONSIBILITIES An expert level with developing UVM-based SV test-benches.Highly experienced with defining block, sub-system and SOC top level test plans.Relevant experience with one or more of PCIe, NVMe, NAND, DDR and...


  • bangalore, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...


  • Bangalore, India ACL Digital Full time

    Hi All, ACL Digital is hiring #Senior #Design #Verification Engineer! Experience: 4 Years Location: Bangalore / Hyderabad Notice Period: Immediate to 30 Days Preferred! We're seeking experienced professionals ASIC/SoC verification. If you have expertise in UVM/System Verilog, proficiency in scripting languages like Python/Perl/TCL, and a strong...


  • Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer Location: Bangalore. Experience: 4 to 10 Years. Notice Period: Any. Perform verification of complex digital designs at block and system level. Develop testbenches using SystemVerilog/UVM for simulation and debugging. Create and execute comprehensive test plans for functional verification. Achieve...