NOC/IP-Design Verification Lead Engineer

3 days ago


bangalore district, India ACL Digital Full time

Exp: 8+ Years Location: Bangalore JD: Key Responsibilities: · Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics. · Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic. · Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and UCIe connected via NoC. · Model and validate credit-based flow control, packet routing, QoS, and virtual channel behavior. · Perform assertion-based verification (SVA/DVL) for protocol compliance and corner cases. · Debug complex interactions at simulation or emulation level, including deadlocks, congestion, or ordering violations. · Work closely with architects and RTL teams to align verification coverage and performance metrics. · Perform coverage closure (code + functional) and ensure complete verification sign-off. Required Skills: · Strong experience with SystemVerilog, UVM, and object-oriented testbench development. · In-depth knowledge of NoC protocols (AXI4, CHI, TileLink, or proprietary NoC). · Verification experience with coherent interconnects, cacheable traffic, and memory subsystem validation. · Familiarity with Synopsys, Cadence, or Siemens verification tools (VCS/Xcelium/Questa). · Familiarity with formal verification, assertions (SVA/PSL), and coverage metrics. · Ability to debug low-level issues using waveform analysis, scoreboards, and transactors. · Familiarity with multi-core CPU, DSP, or GPU interconnect systems is a plus.



  • Bangalore Urban, India ACL Digital Full time

    Exp: 8+ YearsLocation: BangaloreJD:Key Responsibilities:· Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics.· Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic.· Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and UCIe...


  • Bangalore Urban, India ACL Digital Full time

    Exp: 8+ Years Location: Bangalore JD: Key Responsibilities: · Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics. · Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic. · Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and...


  • Bangalore, India ACL Digital Full time

    Exp: 8+ Years Location: Bangalore JD: Key Responsibilities: · Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics. · Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic. · Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and...


  • bangalore district, India ACL Digital Full time

    Job Title :IP Verification Engineer – UVM verification Exp Level:4+ yrs Location:Bangalore/Hyderabad Job Description:System Verilog based UVM Functional verification, Behavioral modelling of functional blocks. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip...


  • bangalore district, India ScaleFlux Full time

    Verification Lead Engineer Join the India team of most cutting-edge and well-funded storage startup in Silicon Valley as the Lead Verification Engineer taking on IP and SoC level verification challenges. As a Verification Lead with a focus on verification of Multi-core, complex, high performance ASIC, you will work to understand the internal requirements and...


  • Bangalore Division, India ACL Digital Full time

    Job Title :IP Verification Engineer – UVM verification Exp Level:4+ yrs Location:Bangalore/Hyderabad Job Description:System Verilog based UVM Functional verification, Behavioral modelling of functional blocks. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip...


  • bangalore, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...


  • bangalore district, India Capgemini Engineering Full time

    Role: Design Verification Engineer Experience: 5 to 15 Years Location: Bengaluru Job Description: You will be part of the team verifying IPs and SoCs leading to first Si success. Manage and lead a team of Verification engineers IP verification is coverage driven using latest industry standard methodologies and HVLs. Work involves defining verification...


  • bangalore district, India 7Rays Semiconductors Full time

    About Company At 7Rays Semiconductors ( , we provide end-to-end VLSI design solutions to help our clients achieve execution excellence. Our team of experts specializes in architecture, RTL design, verification, validation, physical design, implementation, and post-silicon validation using the latest technologies and methodologies We work closely with our...


  • bangalore, India Canvendor Full time

    #Urgent_Opening_for_Canvendor #Hiring: DV Engineer (4-10 Years Experience) |Bangalore| Immediate Joiners Preferred Location: Chennai, India Experience: 4-10 Years Notice period: Immediate to 30days Mandatory: IP/SS verification of complex blocks (CPU SS), Fabric/NOC/Interconnect blocks, AMBA, SV, UVM #Key_Requirements: IP Verification -Experience in...