NOC/IP-Design Verification Lead Engineer
1 day ago
Exp: 8+ Years Location: Bangalore JD: Key Responsibilities: · Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics. · Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic. · Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and UCIe connected via NoC. · Model and validate credit-based flow control, packet routing, QoS, and virtual channel behavior. · Perform assertion-based verification (SVA/DVL) for protocol compliance and corner cases. · Debug complex interactions at simulation or emulation level, including deadlocks, congestion, or ordering violations. · Work closely with architects and RTL teams to align verification coverage and performance metrics. · Perform coverage closure (code + functional) and ensure complete verification sign-off. Required Skills: · Strong experience with SystemVerilog, UVM, and object-oriented testbench development. · In-depth knowledge of NoC protocols (AXI4, CHI, TileLink, or proprietary NoC). · Verification experience with coherent interconnects, cacheable traffic, and memory subsystem validation. · Familiarity with Synopsys, Cadence, or Siemens verification tools (VCS/Xcelium/Questa). · Familiarity with formal verification, assertions (SVA/PSL), and coverage metrics. · Ability to debug low-level issues using waveform analysis, scoreboards, and transactors. · Familiarity with multi-core CPU, DSP, or GPU interconnect systems is a plus.
-
NOC/IP-Design Verification Lead Engineer
3 weeks ago
Bangalore Urban, India ACL Digital Full timeExp: 8+ YearsLocation: BangaloreJD:Key Responsibilities:· Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics.· Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic.· Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and UCIe...
-
Bangalore, India ACL Digital Full timeExp: 8+ Years Location: Bangalore JD: Key Responsibilities: · Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics. · Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic. · Integrate and verify IPs like AXI4, CHI-B/C/E, PCIe, and...
-
IP Verification Engineer
3 weeks ago
Bangalore Division, India ACL Digital Full timeJob Title :IP Verification Engineer – UVM verification Exp Level:4+ yrs Location:Bangalore/Hyderabad Job Description:System Verilog based UVM Functional verification, Behavioral modelling of functional blocks. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip...
-
Senior Design Verification Engineer
2 weeks ago
Bangalore, India ACL Digital Full timeLead Design Verification - NOC Experience : 7 years Location : Bangalore Key Responsibilities: • Develop UVM-based verification environments for NoC/IP blocks such as FlexNoC, GNOC, or custom NoC fabrics. • Define and implement test plans, coverage models, scoreboards, monitors, and checkers for coherent and non-coherent traffic. • Integrate and verify...
-
Verification Lead Design Engineer
1 week ago
bangalore, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...
-
Design Verification Engineer
4 days ago
bangalore, India Canvendor Full time#Urgent_Opening_for_Canvendor #Hiring: DV Engineer (4-10 Years Experience) |Bangalore| Immediate Joiners Preferred Location: Chennai, India Experience: 4-10 Years Notice period: Immediate to 30days Mandatory: IP/SS verification of complex blocks (CPU SS), Fabric/NOC/Interconnect blocks, AMBA, SV, UVM #Key_Requirements: IP Verification -Experience in...
-
Ip Verification Lead
3 weeks ago
Bangalore, Karnataka, India Advanced Micro Devices Full timeWHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry our communities and the world Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center artificial intelligence PCs gaming and embedded Underpinning our mission...
-
Design Verification Engineer
2 weeks ago
bangalore, India Canvendor Full time#Urgent_Opening_for_Canvendor#Hiring: DV Engineer (4-10 Years Experience) |Bangalore| Immediate Joiners PreferredLocation: Chennai, IndiaExperience: 4-10 YearsNotice period: Immediate to 30daysMandatory: IP/SS verification of complex blocks (CPU SS), Fabric/NOC/Interconnect blocks, AMBA, SV, UVM#Key_Requirements:IP Verification-Experience in executing IP/SS...
-
Design Verification Lead
3 weeks ago
Bangalore Urban, India Mirafra Technologies Full timeMirafra Technologies hiring for a Design Verification Engineer with min 7+Yrs Experience.Location-Bangalore/HyderabadQualification-BE/B Tech/M Tech1. Must Have: SoC or IP Verification2. Experience Languages: System Verilog3. Methodologies: OVM/UVM/VMM4. Protocols: PCIE/DDR/Ethernet/UFS/CHI5. Processor/ARM Based SoC Verification experience6. Candidate must...
-
Design Verification Engineer
3 weeks ago
Bangalore Division, India Canvendor Full time#Hiring : DV Engineer (4-10 Years Experience) |Bangalore| Immediate Joiners Preferred Location: Chennai, India Experience: 4-10 Years Notice period: Immediate to 30days Mandatory: IP/SS verification of complex blocks (CPU SS), Fabric/NOC/Interconnect blocks, AMBA, SV, UVM IP Verification -Experience in executing IP/SS verification of complex blocks (CPU...
