
Lead DFT Engineer
8 hours ago
Job Title: Lead DFT Engineer
Experience: 7+ Years
Location: Bangalore
Employment Type: Full-time
Industry: Semiconductors / ASIC / SoC Design
Job Summary:
We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional teams, and ensure world-class testability and manufacturability of silicon products.
Key Responsibilities:
- Define and drive DFT strategy and architecture for multiple ASIC/SoC projects.
- Lead implementation and verification of DFT features like:
- Scan insertion and compression (e.g., EDT)
- ATPG pattern generation and fault grading
- MBIST and Logic BIST insertion and validation
- Boundary scan (IEEE 1149.1/1149.6), IJTAG (1687)
- Manage end-to-end DFT flow — from RTL to gate-level netlist and silicon bring-up.
- Collaborate with RTL, STA, PD, and test engineering teams for seamless integration.
- Perform pattern generation, fault simulation, and debug test coverage gaps.
- Own DFT signoff, timing closure (DFT-related paths), and ATE pattern delivery.
- Support silicon bring-up, test vector validation on ATE, and yield optimization.
- Mentor and guide junior DFT engineers; conduct design reviews and training sessions.
- Develop and maintain DFT automation scripts and infrastructure.
Required Skills and Experience:
- B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Design.
- 7+ years of experience in DFT for complex ASIC or SoC designs.
- Expertise in scan insertion, compression, ATPG, MBIST, and boundary scan.
- Hands-on experience with DFT tools such as:
- Synopsys: DFT Compiler, TetraMAX, TestMAX
- Siemens EDA: Tessent ScanPro, MBIST, IJTAG
- Cadence/others: Modus, Encounter Test
- Strong knowledge of RTL design, STA, and synthesis flows.
- Proficient in scripting languages (Python, Perl, Tcl) for flow automation.
- Deep understanding of silicon test challenges and test coverage improvement.
- Strong leadership, team collaboration, and communication skills.
Preferred Qualifications:
- Experience with hierarchical DFT and low-power DFT methodologies (UPF).
- Exposure to post-silicon validation and failure analysis.
- Familiarity with safety-critical designs (ISO 26262) and functional safety.
- Experience working in advanced nodes (e.g., 7nm, 5nm, FinFET).
Why Join Us?
- Lead DFT for high-performance, next-gen SoCs and ASICs.
- Collaborate with top-tier engineers and global semiconductor leaders.
- Competitive salary, leadership exposure, and fast-track growth opportunities.
Interested can share CV to sharmila.b@acldigital.com
-
Lead DFT Engineer
1 day ago
Bangalore, India eInfochips (An Arrow Company) Full timeWe are hiring for DFT Engineers. Experience- 8+ years Location- Bangalore, Ahmedabad, Hyderabad, Noida Educational Qualification(s) BE/ME *Detailed Description of the Job Profile • Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT...
-
DFT Engineer
3 hours ago
Bangalore, India Globex Digital Full timeJob Title :DFT Engineer/Senior Engineer/ Lead Engineer/DFT Architect Experience : 4years to 12yrs Location : Bangalore, Hyderabad, Kochi, Pune Key Responsibilities: - Interface with ASIC design teams to ensure DFT design rules and coverages are met. - Generate high-quality manufacturing ATPG test patterns for stuck-at (SAF), transition fault (TDF) models...
-
DFT Lead Engineer
1 day ago
Bangalore, India ACL Digital Full timeDFT Lead : Work Location - Bangalore Experience - 7+ Years Desired Skills and Experience – · 7+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan. · DFT logic integration and verification. · Experience in debugging low coverage and DRC fixes · Gate Level ATPG simulation with and without timing. ...
-
DFT Lead Engineer
1 day ago
Bangalore, India 7Rays Semiconductors Full timeJob Description- The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these. The candidate is expected to have clear understanding of BSCAN,MBIST, SCAN, ATPG and Simulation concepts. Must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation and...
-
Senior DFT Engineer
7 hours ago
bangalore, India L&T Technology Services Full timeL&T Technology is hiring for Senior DFT Engineers / Lead DFT Engineer with 8-15 Years of experience. Job Location : Bangalore Skills Expertise should be : ATPG, SOC, ASIC DFT.
-
DFT Lead Engineer
6 hours ago
bangalore, India ACL Digital Full timeDFT Lead :Work Location - BangaloreExperience - 7+ YearsDesired Skills and Experience –· 7+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan.· DFT logic integration and verification.· Experience in debugging low coverage and DRC fixes· Gate Level ATPG simulation with and without timing.· Pattern generation,...
-
DFT Engineer
1 day ago
Bangalore, India Globex Digital Full timeJob Title :DFT Engineer/Senior Engineer/ Lead Engineer/DFT Architect Experience : 4years to 12yrs Location : Bangalore, Hyderabad, Kochi, Pune Key Responsibilities: Interface with ASIC design teams to ensure DFT design rules and coverages are met. Generate high-quality manufacturing ATPG test patterns for stuck-at (SAF), transition fault (TDF)...
-
DFT Lead
1 day ago
Bangalore, India 7hillsTS Full timeKey skills with hand on: DFT, MBIST, Scan Insertion, ATPG, Full Chip ,SOC ,VLSI Experience: 5 - 25 years Work Location: Trivandrum, Bangalore, Hyderabad, Chennai, Pune Education: Engineering (excluding Mechanical/Civil) Detailed JD: 5+ years' experience in ASIC/DFT - simulation and Silicon validation, •Should have worked in at least one...
-
DFT Lead
7 hours ago
bangalore, India 7hillsTS Full timeKey skills with hand on: DFT, MBIST, Scan Insertion, ATPG, Full Chip ,SOC ,VLSIExperience: 5 - 25 yearsWork Location: Trivandrum, Bangalore, Hyderabad, Chennai, PuneEducation: Engineering (excluding Mechanical/Civil)Detailed JD:5+ years' experience in ASIC/DFT - simulation and Silicon validation, •Should have worked in at least one Full chip DFT...
-
DFT Engineer
1 day ago
Bangalore, India ACL Digital Full timeDFT Engineer Location : Bangalore Notice Period: 30 days Job Description: We are looking for a skilled DFT Engineer with 3–5 years of experience in ASIC design and verification with a strong focus on Design-for-Test methodologies. You will be responsible for implementing and verifying DFT architectures to ensure high test coverage and...