Lead DFT Engineer

5 days ago

bareilly, India ACL Digital Full time

Job Title: Lead DFT EngineerExperience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC DesignJob Summary:We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional teams, and ensure world-class testability and manufacturability of silicon products.Key Responsibilities:Define and drive DFT strategy and architecture for multiple ASIC/SoC projects.Lead implementation and verification of DFT features like:Scan insertion and compression (e.g., EDT)ATPG pattern generation and fault gradingMBIST and Logic BIST insertion and validationBoundary scan (IEEE 1149.1/1149.6), IJTAG (1687)Manage end-to-end DFT flow — from RTL to gate-level netlist and silicon bring-up.Collaborate with RTL, STA, PD, and test engineering teams for seamless integration.Perform pattern generation, fault simulation, and debug test coverage gaps.Own DFT signoff, timing closure (DFT-related paths), and ATE pattern delivery.Support silicon bring-up, test vector validation on ATE, and yield optimization.Mentor and guide junior DFT engineers; conduct design reviews and training sessions.Develop and maintain DFT automation scripts and infrastructure.Required Skills and Experience:B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Design.7+ years of experience in DFT for complex ASIC or SoC designs.Expertise in scan insertion, compression, ATPG, MBIST, and boundary scan.Hands-on experience with DFT tools such as:Synopsys: DFT Compiler, TetraMAX, TestMAXSiemens EDA: Tessent ScanPro, MBIST, IJTAGCadence/others: Modus, Encounter TestStrong knowledge of RTL design, STA, and synthesis flows.Proficient in scripting languages (Python, Perl, Tcl) for flow automation.Deep understanding of silicon test challenges and test coverage improvement.Strong leadership, team collaboration, and communication skills.Preferred Qualifications:Experience with hierarchical DFT and low-power DFT methodologies (UPF).Exposure to post-silicon validation and failure analysis.Familiarity with safety-critical designs (ISO 26262) and functional safety.Experience working in advanced nodes (e.g., 7nm, 5nm, FinFET).Why Join Us?Lead DFT for high-performance, next-gen SoCs and ASICs.Collaborate with top-tier engineers and global semiconductor leaders.Competitive salary, leadership exposure, and fast-track growth opportunities.Interested can share CV to sharmila.b@acldigital.com

  • Senior Lead DFT Specialist

    2 weeks ago

    bareilly, India beBeeDftEngineer Full time

    Lead DFT EngineerWe are seeking a highly skilled and experienced lead engineer to spearhead our Digital Fault Tolerance (DFT) initiatives. This is an exceptional opportunity for a talented individual to take ownership of PMBIST planning, insertion, verification, and closure.PMBIST architecture and integrationATPG, fault models, scan insertion, pattern...

  • Senior DFT Architect

    2 weeks ago

    bareilly, India beBeeDftStrategist Full time

    **Job Description**Our organization is seeking a highly skilled DFT Strategist to lead the development of Digital Fault Tolerance (DFT) architecture, planning, and implementation for complex System-on-Chip (SoC) designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional teams, and ensure world-class testability and...

  • Digital Full-Chip Test Lead Engineer

    3 days ago

    bareilly, India beBeeDftLead Full time

    Job SummaryWe are seeking an accomplished Digital Full-Chip Test (DFT) Lead Engineer to spearhead our DFT initiatives. This role demands a technical expert with strong leadership skills, excellent communication abilities, and in-depth knowledge of Synopsys/Mentor/Cadence DFT tools.

  • Advanced DFT Specialist

    1 week ago

    bareilly, India beBeeDftLead Full time

    DFT Lead Job DescriptionIn-depth knowledge of Density Functional Theory is required for this role.A solid background in scan insertion, Automated Test Pattern Generation (ATPG), coverage analysis, and transition delay test coverage analysis is essential.Expertise in Memory BIST (Built-In Self-Test) insertion, memory test validation, and test mode timing...

  • Senior ASIC/DSP Digital Verification Engineer Position

    2 weeks ago

    bareilly, India beBeeDigital Full time

    Digital Design Engineer - Job Description:We are seeking an experienced Design for Testability specialist to contribute to the development of our complex ASICs and SoCs.Key Responsibilities:Collaborate with cross-functional teams to integrate DFT techniques throughout the design flow.Develop comprehensive DFT strategies, including scan insertion, ATPG, and...

  • Principal ASIC Test Architect

    6 days ago

    bareilly, India beBeeDftLead Full time

    Job Title: Lead DFT EngineerWe are seeking an experienced Technical Lead for DFT Architecture and Planning to drive the development of complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional teams, and ensure world-class testability and manufacturability of silicon products.Develop and implement...

  • Advanced Digital Testability Solutions Specialist

    2 weeks ago

    bareilly, India beBeeDigitalTestability Full time

    Digital Testability EngineerOur organization is seeking an experienced Digital Testability Engineer to play a pivotal role in ensuring the testability and manufacturability of complex ASICs and SoCs. This position requires a deep understanding of digital design principles, including combinational logic and sequential logic.Create and implement comprehensive...

  • Digital Full-Chip Test Specialist

    2 weeks ago

    bareilly, India beBeedft Full time

    DFT ExpertWe are seeking a seasoned DFT professional to spearhead our digital full-chip verification efforts. As a DFT Expert, you will leverage your expertise in Digital Full-Chip Test (DFT) concepts to develop and execute comprehensive test plans.Key Responsibilities:Design and implement DFT solutions for high-speed designsCollaborate with cross-functional...

  • Design For Test Engineer

    2 weeks ago

    bareilly, India beBeeDft Full time

    Delivering Complex IPsWe are seeking a highly motivated and energetic individual contributor to join our team as a Design for Test Engineer. To be successful, you will need good knowledge in DFT skills, sound knowledge in DFT architecture, and hands-on experience with Synopsys or Cadence or Mentor tools like Tetramax, Modus, Tessent, and DC tools.Simulation...

  • Leading Test Automation Engineer

    2 weeks ago

    bareilly, India beBeeAutomation Full time

    Job Title: Automation LeadAs an experienced Automation Lead, you will spearhead the development of test automation frameworks, tools, and data management to optimize enterprise processes through innovative quality engineering solutions and cutting-edge technology.You will design and maintain data management best practices, oversee the creation of tools for...