Senior Design Verification Engineer

4 hours ago


bangalore, India Prodapt ASIC services (Formerly Innovative Logic) Full time

Key job responsibilities:

As a Senior Design Verification Engineer, you will define verification methodology and implement the corresponding verification plan for the SoC. You will participate in the design verification and bring-up of the SoC by writing relevant tests, coverages, assertions, developing automation infrastructure, debugging code, test benches, test harnesses, while interacting with the extended team. You will work closely with multi-disciplinary groups including Product Design, Audio Technology, Computer Vision, Hardware and Software Engineering, to create a multi-model SoC that enables development of world-class hardware devices.


Basic qualifications

  • Bachelor’s/ Master’s degree or higher in EEE/ECE
  • 8+ Years or more of practical semiconductor design verification including System Verilog, UVM, GLS, assertions and coverage driven verification.
  • Experience using multiple verification platforms: UVM test bench, emulator, software environments
  • Experience with industry standard IO interfaces like AMBA, CXL, USB, MIPI, PCIE, DDR etc.
  • Experience defining verification methodologies
  • Experience with test plan development, test bench infrastructure, developing tests and verifying the design
  • Experience with writing directed/constrained-random tests
  • Experience identifying bugs in architecture, functionality, and performance with strong overall debug skills
  • Experience verifying at multiple levels of logic from SoCs to full system testing
  • Experience with industry standard tools and scripting languages (Python) for automation
  • Experience in SOC Architecture is a strong plus
  • Experience with ARM/RISCV
  • Experience with debugging system level issues
  • Experience with industry standard IO interfaces like AMBA, USB, MIPI, PCIE etc.
  • Experience with formal verification techniques
  • Excellent verbal and written communication skills


About Prodapt:

Prodapt ASIC services (formerly Innovative Logic) is the leading provider of SoC ASIC/FPGA and Embedded Software services. Our business model is to offer our services based on turnkey, Offshore design center (ODC) or staff augmentation.

A “Great Place To Work® Certified™” company, Prodapt employs over 6,000 technology and domain experts in 30+ countries. Prodapt is part of the 130-year-old business conglomerate The Jhaver Group, which employs over 32,000 people across 80+ locations globally.



  • Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer: Should have PCIE IP level verification exposure Good UVM understanding Serial protocol understanding Interested,please drop your updated CV to


  • Bangalore, India ACL Digital Full time

    Senior Design verification Engineer Mandatory Skill : PCIE Location : Bangalore Experience : 5 years Design Verification Engineer responsible for ensuring functional correctness of ASIC/SoC designs. Key Task: Develop and execute verification plans for complex digital designs. Methodology: Use UVM/SystemVerilog to create testbenches, write...


  • bangalore, India HCLTech Full time

    Position Overview: We are seeking a highly skilled Senior Engineer/Architect to join our dynamic team. In this pivotal role, you will lead the design and verification of advanced integrated circuits (ICs), ensuring they meet the highest standards of quality and performance. This position offers the opportunity to work on groundbreaking projects and influence...


  • Bangalore, India eInfochips (An Arrow Company) Full time

    POSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ Ahmedabad ROLE & RESPONSIBILITIES An expert level with developing UVM-based SV test-benches. Highly experienced with defining block, sub-system and SOC top level test plans. Relevant experience with one or more of PCIe,...


  • bangalore, India eInfochips (An Arrow Company) Full time

    POSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ AhmedabadROLE & RESPONSIBILITIES An expert level with developing UVM-based SV test-benches.Highly experienced with defining block, sub-system and SOC top level test plans.Relevant experience with one or more of PCIe, NVMe, NAND, DDR and...


  • bangalore, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...


  • Bangalore, India ACL Digital Full time

    Hi All, ACL Digital is hiring #Senior #Design #Verification Engineer! Experience: 4 Years Location: Bangalore / Hyderabad Notice Period: Immediate to 30 Days Preferred! We're seeking experienced professionals ASIC/SoC verification. If you have expertise in UVM/System Verilog, proficiency in scripting languages like Python/Perl/TCL, and a strong...


  • Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer Job Description: SV / UVM Test bench development and test cases coding. Code and Functional coverage analysis and closure. Work with team for verification closure. Experience with python or any other scripting language is a plus. Bus protocols AXI / APB / UART/ IJTAG protocol working knowledge is an...


  • Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer Location: Bangalore. Experience: 4 to 10 Years. Notice Period: Any. Perform verification of complex digital designs at block and system level. Develop testbenches using SystemVerilog/UVM for simulation and debugging. Create and execute comprehensive test plans for functional verification. Achieve...


  • bangalore, India ACL Digital Full time

    Senior Design Verification EngineerJob Description:SV / UVM Test bench development and test cases coding.Code and Functional coverage analysis and closure.Work with team for verification closure.Experience with python or any other scripting language is a plus.Bus protocols AXI / APB / UART/ IJTAG protocol working knowledge is an advantage.Experience: 3 to 8...