Senior Physical Design Engineer

2 days ago


Hyderabad, Telangana, India ACL Digital Full time
Technical Requirements

- Excellent problem-solving, leadership, and communication skills. Ability to work in a fast-paced environment and lead a cross-functional team.
- In-depth knowledge of floor planning, power planning, PNR and signoff checks
- Strong experience in static timing analysis (STA), timing closure, and signal integrity.
- Expertise in power optimization techniques, Upf, including clock gating and multi-voltage domain design
- Proficiency in physical design tools, such as Synopsys ICC2, Primetime, Calibre, Redhawk-SC
- Scripting skills in Tcl, Python, or Perl to enhance automation and streamline physical design tasks.
- Familiarity with DRC, LVS, and other physical verification processes.

Responsibilities

- Own the physical design implementation of SoC subsystems, including floor planning, placement, clock tree synthesis (CTS), routing, and optimization to meet PPA goals.
- Work closely with RTL, DFT and IP teams to ensure seamless subsystem integration and resolve physical design issues that impact overall system performance.
- Collaborate with the Full Chip physical verification team to resolve DRC, LVS, and antenna rule violations, ensuring compliance with top level
- Lead clock tree synthesis, manage clock skew, insertion delay, and ensure timing closure across all corners and modes. Address timing violations and signal integrity issues.
- Implement power-saving techniques, such as power gating, multi-voltage domains, and clock gating, to achieve low-power targets while maintaining performance.
- Develop and optimize custom scripts in Tcl, Perl, or Python to streamline physical design tasks and improve workflow efficiency.
- Mentor and guide junior physical design engineers, sharing best practices and providing technical guidance to improve team efficiency and expertise.

Experience: 4+ Years

Job Location: Bangalore

  • Hyderabad, Telangana, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Leads/Managers.Experience: 10+ Years.Location: Hyderabad About the job Qualification Required: Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R tools Bachelors OR Masters Degree Engineering in Electronics or Electrical or Telecom or VLSI Engineering.Roles And...


  • Hyderabad, Telangana, India ACL Digital Full time

    Physical Design Engineer - Senior / LeadJob Description:Strong background in digital IC design , including floorplanning, placement, routing, clock tree synthesis, and optimization.Tools Expertise : Proficient in Innovus , ICC2 , and Fusion Compiler for place and route, timing closure, and physical design sign-off.Physical Design : Experience in...


  • Hyderabad, Telangana, India ACL Digital Full time

    Physical Design Engineer - Senior / LeadJob Description:- Strong background in digital IC design, including floorplanning, placement, routing, clock tree synthesis, and optimization.- Tools Expertise: Proficient in Innovus, ICC2, and Fusion Compiler for place and route, timing closure, and physical design sign-off.- Physical Design: Experience in...


  • Hyderabad, Telangana, India ACL Digital Full time

    Physical Design Engineer - Senior / LeadJob Description:Strong background in digital IC design, including floorplanning, placement, routing, clock tree synthesis, and optimization.Tools Expertise: Proficient in Innovus, ICC2, and Fusion Compiler for place and route, timing closure, and physical design sign-off.Physical Design: Experience in floorplanning,...


  • Hyderabad, Telangana, India ACL Digital Full time

    Physical Design Engineer - Senior / Lead Job Description: Strong background in digital IC design, including floorplanning, placement, routing, clock tree synthesis, and optimization. Tools Expertise: Proficient in Innovus, ICC2, and Fusion Compiler for place and route, timing closure, and physical design sign-off. Physical Design: Experience in...


  • Hyderabad, Telangana, India ACL Digital Full time

    Senior / Lead Physical Design Engineer - EMIRJob Description:Good understanding of IR/Power-Domain-Network signoff at SOC & block level.Experience in RHSC tool.Good at scripting – python.Must have knowledge of Physical Implementation (Synthesis and Place & Route).Effective communication.Strong analytical and problem solving abilities.EMIR signoff at block...


  • Hyderabad, Telangana, India ACL Digital Full time

    Senior / Lead Physical Design Engineer - EMIRJob Description:- Good understanding of IR/Power-Domain-Network signoff at SOC & block level.- Experience in RHSC tool.- Good at scripting – python.- Must have knowledge of Physical Implementation (Synthesis and Place & Route).- Effective communication.- Strong analytical and problem solving abilities.- EMIR...


  • Hyderabad, Telangana, India ACL Digital Full time

    Senior / Lead Physical Design Engineer - EMIR Job Description: Good understanding of IR/Power-Domain-Network signoff at SOC & block level. Experience in RHSC tool. Good at scripting – python. Must have knowledge of Physical Implementation (Synthesis and Place & Route). Effective communication. Strong analytical and problem solving abilities. EMIR signoff...


  • Hyderabad, Telangana, India Mulya Technologies Full time

    Senior Staff Physical Design Engineer Greater Bangalore -Hybrid/Hyderabad (Hybrid ) Company Background We are among 49 US AI startups that have raised $100M or more in 2024 We are a well-funded, stealth-mode startup based in Mountain View, CA, founded by senior technical and business executives hailing from category leaders in infrastructure...


  • Hyderabad, Telangana, India Mulya Technologies Full time

    Senior Staff Physical Design EngineerGreater Bangalore -Hybrid/Hyderabad (Hybrid ) Company BackgroundWe are among 49 US AI startups that have raised $100M or more in 2024We are a well-funded, stealth-mode startup based in Mountain View, CA, founded by senior technical and business executives hailing from category leaders in infrastructure semiconductors and...