Design for Testability Engineer, SSG
2 weeks ago
The team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and Alexa. We want you to help us build on the success of our first generation of ML accelerator at edge. Work hard. Have fun. Make history. At Amazon, DFT (Design-for-Testability) is a multi-faceted job that involves architecture definition, logic design, verification, test patterns generation, chip bring-up and more. As a DFT Engineer, you will impact and see the device through its entire lifecycle, from definition stage to high volume production. You will be working in close collaboration with multiple VLSI engineering groups including design, verification, backend, test, reliability and more. As part of the chip design group, you will: - Contribute to the design and verification of DFT logic and components - Help to drive the sign-off on a generation of high-quality test and debug patterns for high coverage on silicon - Review sign-off level timing closure using static timing analysis of DFT modes - Perform wafer probe testing, ATE testing, silicon bring-up, diagnosis and support for physical failure analysis - Take high volume chips to production with high coverage ATE test program - Bachelor's degree in Electrical Engineering or a related field - Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills - Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing - Chip design experience in Verilog and System Verilog - Chip verification experience, UVM methodology - Scan insertion tools and methodologies - MBIST and BISR, BIHR insertion tools and methodologies - EFUSE controllers and related structures - Top level DFT architecture definition experience - Gate-level simulations - Static timing analysis, DFT related timing closure - Scripting (Perl/Tcl)- Master's degree in Electrical or Communications Engineering or a related field - Experience with formal verification techniques including abstraction and end-to-end checking - Experience with ARM and various DSP ISAs - Experience with industry standard tools and scripting languages (Python or Perl) for automation Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.
-
Design for Testability Engineer, SSG
2 weeks ago
Bengaluru, Karnataka, India Amazon Full time ₹ 20,00,000 - ₹ 25,00,000 per yearDESCRIPTIONThe team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and...
-
Design for Testability Engineer, SSG
2 weeks ago
Bengaluru, Karnataka, India Amazon Full time ₹ 20,00,000 - ₹ 25,00,000 per yearThe team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and Alexa. We...
-
Design For Testability
3 weeks ago
Bengaluru, India Princo Solutions Full timeCompany Overview Princo Solutions is a prominent staffing and service-based organization, specializing in IT solutions and delivering top talent to meet client demands. We focus on workforce solutions, technology services, and business consulting, supporting businesses to scale effectively and optimize their operations. Our offerings include IT staffing,...
-
Design Testability Engineer
2 days ago
Bengaluru, Hyderabad, India Tessolve Full time ₹ 15,00,000 - ₹ 25,00,000 per yearKey Responsibilities:Required Technical and Professional Expertise in DFTMinimum 3 to 15 years of relevant experience .Proficient in DFT architectures & methodologies that includes Scan, ATPG, MBIST, JTAG, etc.Sound knowledge of DFT tools/methodology from cadence /Synopsys/Mentor toolsGood Experience in Python/Perl/TCL scriptingRequired Skills and...
-
Embedded System Engineer
7 days ago
CV Raman Nagar, Bengaluru, Karnataka, India Design Engineer Full time ₹ 3,60,000 - ₹ 4,20,000 per yearElectronics Engineer – Embedded Systems (1 Year Experience)Location: BangaloreJob Type: Contractual/Temporary (Extended based on performance)Experience: 1–2 YearsDepartment: Electronics Design & DevelopmentAbout the RoleWe are seeking a motivated and technically skilled Electronics Engineer with experience in Embedded System Design, Analog Circuit...
-
Design for Testability Lead
2 weeks ago
Bengaluru, India Tech Mahindra Full timeHiTech Mahindra hiring DFT Engineers for Bangalore location.Exp: 9-14yrsLocation: BangaloreNP: 0-45daysJD:1. Experience with DFT tools such as Synopsys DFT Compiler, TestKompress and Xelium2. 7+ years of experience in DFT engineering, with a focus on Scan Insertion and ATPG, ICL, SSN3. Strong knowledge of DFT techniques such as Scan Chains, ATPG, Boundary...
-
Design for Testability Engineer
7 days ago
Bengaluru, India ACL Digital Full timeHi All,Location: Bengaluru Experience: 5+ year experience Good at DFT feature verification (such as ATPG, JTAG, MBIST, SCAN, fuse, IO-PHY loopback testing) - Strong background in Verilog, System Verilog (SV), SVA, UVM verification methodologies and C++ - Strong debug skills and experience with debug tools such as Verdi. - Experience with EDA simulation tools...
-
Data Entry Operator
6 days ago
Bengaluru, Karnataka, India Design Engineer Full time ₹ 2,64,000 per yearWe are seeking a dedicated and detail-oriented Data Entry Operator (DEO) to support R&D projects. The role involves accurate data entry, documentation, and maintenance of research records in secure systems. The DEO will assist scientists, engineers, and administrative staff by ensuring timely and error-free handling of project information.Key...
-
Software Engineer – Full stack developer
10 hours ago
Bengaluru, Karnataka, India Experion Technologies Full time ₹ 9,00,000 - ₹ 12,00,000 per yearJob Location: BangaloreChennaiKochiTrivandrumExperience3-6 YearsJob PurposeFull stack developer role focused on building and maintaining scalable, high-performance web applications using for frontend and for backend development.Job Description / Duties and ResponsibilitiesBuild and maintain scalable, high-performance web applications using (React) for...
-
Design for Testability
3 weeks ago
Bengaluru, India Modernize Chip Solutions Pvt. Ltd Full timeDescription: - Accountable for innovative DFT implementation(Scan, MBIST, LBIST & Boundary Scan) at the RTL and Gate level for a given SOC at Hard macro and chip top level. - Generate and validate ATPG patterns using simulations. - Shall Validate the DFT implementation using RTL and Gate level simulation. - Work with Multi-functional Teams on STA, Synthesis,...
