Design Testability Engineer
2 weeks ago
Key Responsibilities:
Required Technical and Professional Expertise in DFT
Minimum 3 to 15 years of relevant experience .
Proficient in DFT architectures & methodologies that includes Scan, ATPG, MBIST, JTAG, etc.
Sound knowledge of DFT tools/methodology from cadence /Synopsys/Mentor tools
Good Experience in Python/Perl/TCL scripting
Required Skills and Experience:
B.E/B.Tech or M.E/M.Tech in Electronics or related field.
Proficient in tools such as Synopsys DFT Compiler, Tessent (Mentor), or equivalent.
Solid understanding of scan insertion, ATPG, boundary scan, and JTAG.
Experience with memory test algorithms, repair analysis, and pattern generation.
Familiarity with scripting languages (TCL, Perl, Python) for automation.
Strong analytical and problem-solving skills with the ability to work independently
About us:
Tessolve Semiconductors, a venture of Hero Electronix, is a Design and Test Engineering Service Company providing End to End Solutions from Product Engineering, Software, Hardware, Wireless, Automotive and Embedded Solutions.Tessolve offers a unique combination of pre-silicon and post-silicon expertise to provide an efficient turnkey solution for silicon bring-up, spec to the product. With 2500+ employees worldwide,Tessolve provides a one-stop-shop solution with full-fledged hardware and software capabilities, including its advanced silicon and system testing labs. Tessolve offers a Turnkey ASIC Solution, from design to packaged parts. We have a global presence with office locations in the United States, India, Singapore, Malaysia, Germany, United Kingdom, China, UK, Japan, Thailand, Philippines, and Test Labs in India, Singapore, Malaysia, Austin, San Jose.Tessolve offers a highly competitive compensation and benefits along with an electric work environment to scale ones intellect, skills and growth.
Disclaimer:
At Tessolve, we are committed to fostering a workplace that embraces and celebrates diversity in all its forms. We believe that diverse teams drive innovation, creativity, and success. We are dedicated to creating an inclusive environment where all employees, regardless of their race, color, religion, gender, gender identity or expression, sexual orientation, national origin, genetics, disability, age, or veteran status, feel valued and respected. We believe in fair and equitable treatment for all employees and aim to eliminate any biases or barriers that may hinder personal or professional growth.
please share or refer to below mail id -
-
Design Testability Engineer
4 days ago
Bengaluru, Chennai, Hyderabad, India ti Steps Full time ₹ 8,00,000 - ₹ 12,00,000 per yearAbout the Role:We are seeking a skilled and detail-oriented Design Testability Engineer (DFT Engineer) to join our hardware design team. The ideal candidate will be responsible for developing and implementing Design for Test (DFT) strategies for complex SoCs, ASICs, or IC designs to ensure high-quality and efficient silicon testing and validation.Key...
-
Design For Testability
1 week ago
Bengaluru, India Princo Solutions Full timeCompany Overview Princo Solutions is a prominent staffing and service-based organization, specializing in IT solutions and delivering top talent to meet client demands. We focus on workforce solutions, technology services, and business consulting, supporting businesses to scale effectively and optimize their operations. Our offerings include IT staffing,...
-
Design for Testability Engineer, SSG
1 week ago
Bengaluru, India ADCI - BLR 14 SEZ Full timeThe team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and Alexa. We...
-
Design for Testability Engineer, SSG
5 days ago
Bengaluru, Karnataka, India Amazon Full time ₹ 12,00,000 - ₹ 36,00,000 per yearThe team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and Alexa. We...
-
Design for Testability Engineer, SSG
4 weeks ago
Bengaluru, India Amazon Full timeThis job is with Amazon, an inclusive employer and a member of myGwork – the largest global platform for the LGBTQ+ business community. Please do not contact the recruiter directly.DESCRIPTION: The team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to...
-
Design for Testability Engineer, SSG
1 week ago
Bengaluru, India Amazon Full timeThe team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and Alexa. We...
-
Design for Testability Engineer, SSG
1 week ago
Bengaluru, India Amazon Full timeJob Description Description The team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience...
-
Design for Testability
18 hours ago
hyderabad, India Talentgigs Full timeRole: RTL LeadExperience: 8-12 yearsLocation: HYD & BNGJD:General Summary:Experience in Logic design /micro-architecture / RTL coding is a must.Must have hands on experience with SoC design and integration for SoCs.Experience in Verilog/System-Verilog is a must.Should have knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset/debug architecture and...
-
Design for Testability
1 week ago
Bengaluru, Karnataka, India c81fd181-9807-4f9b-9cb5-11df399ad338 Full time ₹ 1,44,000 - ₹ 2,64,000 per yearDFT EngineerExp (Yrs) :5 to 8Salary/Range :12-22LPA (depends on experience)Work Location:BangaloreUrgency / Expected Joining Time:Immediate to 15 days• Hands-on Test Development experience (DFT, EDA tools, etc..)• Solid knowledge & experience in defining test solutions for multi-million gate SOC (Scan & MBIST) with Mixed Signal IPs (PLL, High Speed...
-
Design - Test Engineer
1 week ago
Bengaluru, Chennai, India Eximietas Design Full time US$ 1,25,000 - US$ 1,75,000 per yearWe are seeking an experienced and highly skilled Senior SOC Design for Test Engineer with aminimum of 5 years of hands-on experience in SOC Design for Test.As a key member of our team, you will play a pivotal role in ensuring the testability, manufacturability, and quality of our cutting-edge System on Chip designsKey ResponsibilitiesLead and manage SOC...