Design Testability Engineer
4 days ago
About the Role:
We are seeking a skilled and detail-oriented Design Testability Engineer (DFT Engineer) to join our hardware design team. The ideal candidate will be responsible for developing and implementing Design for Test (DFT) strategies for complex SoCs, ASICs, or IC designs to ensure high-quality and efficient silicon testing and validation.
Key Responsibilities:
- Develop and implement DFT architecture and methodologies for ASIC/SoC designs.
- Design and integrate scan chains, boundary scan (JTAG), MBIST, and LBIST into digital designs.
- Collaborate with RTL design, synthesis, and physical design teams to ensure testability requirements are met.
- Perform test coverage analysis and optimize DFT insertion to achieve desired coverage metrics.
- Generate and validate test patterns using ATPG (Automatic Test Pattern Generation) tools.
- Work on silicon bring-up, validation, and failure analysis during post-silicon testing.
- Support ATE (Automated Test Equipment) pattern generation, simulation, and debugging.
- Participate in DFT verification to ensure correct scan insertion, compression, and pattern simulation.
- Analyze test results and debug DFT-related issues at chip and board levels.
Preferred Skills :
- Experience with scan compression, boundary scan insertion, or test point insertion techniques.
- Knowledge of low-power DFT strategies (for multi-voltage and multi-domain designs).
- Familiarity with DFM (Design for Manufacturability) and yield improvement techniques.
- Experience in post-silicon validation and ATE environments (Advantest, Teradyne, etc.).
-
Design For Testability
1 week ago
Bengaluru, India Princo Solutions Full timeCompany Overview Princo Solutions is a prominent staffing and service-based organization, specializing in IT solutions and delivering top talent to meet client demands. We focus on workforce solutions, technology services, and business consulting, supporting businesses to scale effectively and optimize their operations. Our offerings include IT staffing,...
-
Design For Testability
4 weeks ago
Chennai, Tamil Nadu, India NR Consulting Full timeTitle Design for Testability DFT Location Bangaluru Chennai Exp Minimum 3 year s of experience Roles Responsibilities Bachelor s degree in computer science Electronics Engineering or related fields and 6 years of related professional experience Thorough knowledge on various DFT Test architecture solutions and should be involved in DFT-Architecture definition...
-
Design for Testability Engineer, SSG
1 week ago
Bengaluru, India ADCI - BLR 14 SEZ Full timeThe team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and Alexa. We...
-
Design for Testability Engineer, SSG
5 days ago
Bengaluru, Karnataka, India Amazon Full time ₹ 12,00,000 - ₹ 36,00,000 per yearThe team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and Alexa. We...
-
Design for Testability Engineer, SSG
4 weeks ago
Bengaluru, India Amazon Full timeThis job is with Amazon, an inclusive employer and a member of myGwork – the largest global platform for the LGBTQ+ business community. Please do not contact the recruiter directly.DESCRIPTION: The team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to...
-
Design for Testability Engineer, SSG
1 week ago
Bengaluru, India Amazon Full timeThe team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience through Echo and Alexa. We...
-
Design for Testability Engineer, SSG
1 week ago
Bengaluru, India Amazon Full timeJob Description Description The team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and reimagined user experience...
-
Design for Testability
18 hours ago
hyderabad, India Talentgigs Full timeRole: RTL LeadExperience: 8-12 yearsLocation: HYD & BNGJD:General Summary:Experience in Logic design /micro-architecture / RTL coding is a must.Must have hands on experience with SoC design and integration for SoCs.Experience in Verilog/System-Verilog is a must.Should have knowledge of AMBA protocols - AXI, AHB, APB, SoC clocking/reset/debug architecture and...
-
Design Testability Engineer
2 weeks ago
Bengaluru, Hyderabad, India Tessolve Full time ₹ 15,00,000 - ₹ 25,00,000 per yearKey Responsibilities:Required Technical and Professional Expertise in DFTMinimum 3 to 15 years of relevant experience .Proficient in DFT architectures & methodologies that includes Scan, ATPG, MBIST, JTAG, etc.Sound knowledge of DFT tools/methodology from cadence /Synopsys/Mentor toolsGood Experience in Python/Perl/TCL scriptingRequired Skills and...
-
Design for Testability
1 week ago
Bengaluru, Karnataka, India c81fd181-9807-4f9b-9cb5-11df399ad338 Full time ₹ 1,44,000 - ₹ 2,64,000 per yearDFT EngineerExp (Yrs) :5 to 8Salary/Range :12-22LPA (depends on experience)Work Location:BangaloreUrgency / Expected Joining Time:Immediate to 15 days• Hands-on Test Development experience (DFT, EDA tools, etc..)• Solid knowledge & experience in defining test solutions for multi-million gate SOC (Scan & MBIST) with Mixed Signal IPs (PLL, High Speed...