IP / SoC RTL Senior / Lead Design Engineer

3 weeks ago


Hyderabad, Telangana, India Finite Hr Consulting Full time
Job Description

This role is for an IP / SoC RTL Senior / Lead Design Engineer to be responsible for the development and integration of IP and sub-systems. The ideal candidate will have strong expertise in logic design, RTL coding, and ASIC development, with a focus on creating high-performance, complex digital designs.

Responsibilities

- Responsible for IP / sub-system level micro-architecture development and RTL coding.
- Prepare block/sub-system level timing constraints.
- Integrate IP/sub-system into larger designs.
- Perform basic verification in either an IP verification environment or on an FPGA.

Skills

- Expertise in Verilog is a must.
- Experience in Logic design, micro-architecture, and RTL coding is essential.
- Knowledge of AMBA protocols - AXI, AHB, APB.
- Experience in synthesis and a strong understanding of timing concepts for ASIC development.
- Hands-on experience in multi-clock designs and asynchronous interfaces is a must.
- Experience with tools used in all phases of ASIC development, such as Lint, CDC, and Simulation.
- Knowledge of low power concepts is a plus.
- Experience in designing controllers for complex protocols like DDR, USB, or PCIe is a plus.

Qualifications

- B.Tech. or M.Tech. with relevant experience.
- Immediate availability is preferred

  • Hyderabad, Telangana, India INDIGLOBE IT SOLUTIONS PRIVATE LIMITED Full time

    About the Role :We are seeking a highly skilled Senior SoC RTL Design Engineer to join our silicon design team. In this role, you will lead the RTL design and micro-architecture development of complex SoC (System-on-Chip) components for cutting-edge semiconductor products.You will be responsible for driving architecture discussions, writing and reviewing RTL...


  • Hyderabad, Telangana, India beBee rtl Full time ₹ 12,00,000 - ₹ 15,00,000

    Job OverviewA leading organization is seeking a highly skilled RTL Design Engineer to join their team.The ideal candidate will have 4+ years of experience in RTL design and verification, with a strong background in digital logic and electronics.Key responsibilities include designing, developing, and verifying complex digital circuits, as well as integrating...

  • RTL Design Lead

    3 weeks ago


    Hyderabad, Telangana, India BITSILICA Full time

    Job Summary:We are looking for a highly experienced RTL Design Lead to drive the architecture, micro-architecture, and RTL development of digital IP/SoC blocks. The ideal candidate should have a solid background in RTL design using Verilog/SystemVerilog, along with experience in leading teams and interfacing with verification, DFT, and physical design...

  • RTL Design Lead

    4 weeks ago


    Hyderabad, Telangana, India BITSILICA Full time

    Job Summary:We are looking for a highly experienced RTL Design Lead to drive the architecture, micro-architecture, and RTL development of digital IP/SoC blocks. The ideal candidate should have a solid background in RTL design using Verilog/SystemVerilog, along with experience in leading teams and interfacing with verification, DFT, and physical design...


  • Hyderabad, Telangana, India ACL Digital Full time

    Senior RTL Design Engineers Experience : 3-5 years Location : Hyderabad Strong RTL(verilog/system verilog) skills with experience in IP development. • Ability to verify designs by writing simple testbenches. • Strong foundation in logic synthesis and timing closure concepts. • Good knowledge of SoC architecture, AXI bus protocols, hardware debug. •...


  • Hyderabad, Telangana, India ACL Digital Full time

    Senior RTL Design EngineersExperience : 3-5 yearsLocation : HyderabadStrong RTL(verilog/system verilog) skills with experience in IP development.• Ability to verify designs by writing simple testbenches.• Strong foundation in logic synthesis and timing closure concepts.• Good knowledge of SoC architecture, AXI bus protocols, hardware debug.•...


  • Hyderabad, Telangana, India ACL Digital Full time

    Senior RTL Design Engineers Experience : 3-5 years Location : Hyderabad Strong RTL(verilog/system verilog) skills with experience in IP development. • Ability to verify designs by writing simple testbenches. • Strong foundation in logic synthesis and timing closure concepts. • Good knowledge of SoC architecture, AXI bus protocols, hardware debug. •...


  • Hyderabad, Telangana, India ACL Digital Full time

    Senior RTL Design EngineersExperience : 3-5 yearsLocation : HyderabadStrong RTL(verilog/system verilog) skills with experience in IP development.• Ability to verify designs by writing simple testbenches.• Strong foundation in logic synthesis and timing closure concepts.• Good knowledge of SoC architecture, AXI bus protocols, hardware debug.•...

  • Rtl Design Engineer

    2 weeks ago


    Hyderabad, Telangana, India ACL Digital Full time

    Job Title - RTL Design Engineers Exp Level: 3+ yrs Location: Hyderabad /Bangalore Job Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• So C & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL...

  • RTL Design Engineer

    3 weeks ago


    Hyderabad, Telangana, India ACL Digital Full time

    Job Title - RTL Design EngineersExp Level: 3+ yrsLocation: Hyderabad /BangaloreJob Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• SoC & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL quality...