
Senior RTL Design engineers
2 days ago
Senior RTL Design Engineers
Experience : 3-5 years
Location : Hyderabad
Strong RTL(verilog/system verilog) skills with experience in IP development.
• Ability to verify designs by writing simple testbenches.
• Strong foundation in logic synthesis and timing closure concepts.
• Good knowledge of SoC architecture, AXI bus protocols, hardware debug.
• Experience of working with Xilinx FPGAs, Vivado tool flows and micro architecture development is a plus.
Interested,please drop your updated resume to janagaradha.n@acldigital.com
-
Senior RTL Engineer
3 days ago
Hyderabad, Telangana, India Quest Global Full time US$ 1,50,000 - US$ 2,00,000 per yearJob Requirements We are seeking a highly skilled Senior RTL Engineer with 3-5 years of experience in RTL design. A Bachelor's degree in Engineering or related field is mandatory for this position. The ideal candidate will have a strong background in RTL design and a proven track record of success in this field. Key Responsibilities:- Design and implement...
-
Senior RTL Design engineers
3 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeSenior RTL Design EngineersExperience : 3-5 yearsLocation : HyderabadStrong RTL(verilog/system verilog) skills with experience in IP development.• Ability to verify designs by writing simple testbenches.• Strong foundation in logic synthesis and timing closure concepts.• Good knowledge of SoC architecture, AXI bus protocols, hardware debug.•...
-
Senior RTL Design engineers
4 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeSenior RTL Design Engineers Experience : 3-5 years Location : Hyderabad Strong RTL(verilog/system verilog) skills with experience in IP development. • Ability to verify designs by writing simple testbenches. • Strong foundation in logic synthesis and timing closure concepts. • Good knowledge of SoC architecture, AXI bus protocols, hardware debug. •...
-
Senior RTL Design engineers
2 days ago
Hyderabad, Telangana, India ACL Digital Full timeSenior RTL Design Engineers Experience : 3-5 years Location : Hyderabad Strong RTL(verilog/system verilog) skills with experience in IP development. • Ability to verify designs by writing simple testbenches. • Strong foundation in logic synthesis and timing closure concepts. • Good knowledge of SoC architecture, AXI bus protocols, hardware debug. •...
-
Senior SoC RTL Design Engineer
4 weeks ago
Hyderabad, Telangana, India INDIGLOBE IT SOLUTIONS PRIVATE LIMITED Full timeAbout the Role :We are seeking a highly skilled Senior SoC RTL Design Engineer to join our silicon design team. In this role, you will lead the RTL design and micro-architecture development of complex SoC (System-on-Chip) components for cutting-edge semiconductor products.You will be responsible for driving architecture discussions, writing and reviewing RTL...
-
RTL Design Engineer
53 minutes ago
Hyderabad, Telangana, India HCLTech Full timeWe HCL are seeking a highly motivated RTL Design Engineer with 7-12 years of experience to join our growing team. You will play a vital role in the design and development of complex digital logic for next-generation integrated circuits (ICs). This position offers the opportunity to work on challenging projects while utilizing your expertise in RTL design...
-
RTL Design Engineer
3 weeks ago
Hyderabad, Telangana, India ACL Digital Full timePosition: RTL Design EngineerExperience: 5 - 8 YearsQualifications: BE/Btech in ECE/EEEResponsibilities -- The candidate should have strong RTL design experience.- Strong design experience in Ethernet IPs or Ethernet protocol domain.- Knowledge in Verilog/VHDL languages- Scripting languages: TCL/Perl/Python (any one).- Knowledge of AXI Protocols.
-
Rtl Design Engineer
2 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeJob Title - RTL Design Engineers Exp Level: 3+ yrs Location: Hyderabad /Bangalore Job Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• So C & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL...
-
RTL Design Engineer
3 weeks ago
Hyderabad, Telangana, India ACL Digital Full timePosition: RTL Design EngineerExperience: 5 - 8 YearsQualifications: BE/Btech in ECE/EEEResponsibilities -The candidate should have strong RTL design experience.Strong design experience in Ethernet IPs or Ethernet protocol domain.Knowledge in Verilog/VHDL languagesScripting languages: TCL/Perl/Python (any one).Knowledge of AXI Protocols.
-
RTL Design Engineer
3 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeJob Title - RTL Design EngineersExp Level: 3+ yrsLocation: Hyderabad /BangaloreJob Description:• RTL coding knowledge• Top-level (SOC) level basic industry standard Arch knowledge• SoC & IP level Integration knowledge• IPXACT knowledge• IORING and Phys & GPIOs basic functionality• Design Partitioning(Tilification) knowledge• Design RTL quality...