
ASIC RTL Integration Manager, Silicon
4 days ago
Job Description Minimum qualifications: - Bachelor's degree in Electrical Engineering or Computer Engineering, or equivalent practical experience. - 15 years of experience in ASIC RTL design integration. - Experience in Verilog or Systemverilog coding. - Experience in High performance design, Multi power domains with clocking of multiple SoCs with silicon. Preferred qualifications: - Master's degree in Electrical Engineering or Computer Engineering, or equivalent practical experience. - Experience with Application-Specific Integrated Circuit (ASIC) design methodologies for front quality checks including Lint, CDC/RDC, Synthesis, Design for testing (DFT) ATPG/Memory BIST, Unified Power Format (UPF) and Low Power Optimization/Estimation. - Experience with chip design flow and understanding of cross domain involving DV DFT/Physical Design/software. - Knowledge in one or more of these areas: Process Cores, Interconnects, Debug and Trace, Security, Interrupts, Clocks/Reset, Power/Voltage Domains, Pin-muxing. About the jobBe part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology. Responsibilities - Lead a team of ASIC Register-Transfer Level (RTL) engineers on Sub-system and chip-level Integration activities including planning tasks, hold code and design reviews, code development of features. - Interact closely with the architecture team and develop implementation (e.g., microarchitecture and coding) strategies to meet quality, schedule and Power Performance Area (PPA) for Sub-system/chip-level integration. - Work with the cross-functional team of Verification, Design for Test, Physical Design and Software teams to make design decisions and represent project status throughout the development process. Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .
-
Urgent: ASIC RTL Integration Manager, Silicon
2 weeks ago
Bengaluru, India Google Inc Full timeJob Description Minimum qualifications: - Bachelor's degree in Electrical Engineering or Computer Engineering, or equivalent practical experience. - 15 years of experience in ASIC RTL design integration. - Experience in Verilog or Systemverilog coding. - Experience in High performance design, Multi power domains with clocking of multiple SoCs with...
-
ASIC RTL Integration Manager, Silicon
3 weeks ago
Bengaluru, India Google Full timeMinimum qualifications: Bachelor's degree in Electrical Engineering or Computer Engineering, or equivalent practical experience. 15 years of experience in ASIC RTL design integration. Experience in Verilog or Systemverilog coding. Experience in High performance design, Multi power domains with clocking of multiple SoCs with silicon. Preferred...
-
ASIC RTL Integration Manager, Silicon
2 days ago
Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering or Computer Engineering, or equivalent practical experience.15 years of experience in ASIC RTL design integration.Experience in Verilog or Systemverilog coding.Experience in High performance design, Multi power domains with clocking of multiple SoCs with silicon.Preferred...
-
Asic Rtl Design Engineer
7 days ago
Bengaluru, Karnataka, India Proxelera Full time ₹ 20,00,000 - ₹ 25,00,000 per yearSummary:We are looking for an experienced Senior/Principal ASIC RTL Design Engineer with 10+ years of hands-on RTL design expertise to join our team in Bangalore. The ideal candidate will own end-to-end RTL design for complex SoCs or large subsystems, from micro-architecture through tapeout and silicon bring-up.Job Description:Own RTL design of SoC-level or...
-
ASIC RTL Engineer III, Silicon
3 days ago
Bengaluru, India Google Full timeJob Description Minimum qualifications: - Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. - 4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog. - Experience with logic synthesis techniques...
-
ASIC Engineer, RTL Integration
1 week ago
Bengaluru, India Google Full timeJob Description Minimum qualifications: - Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. - 3 years of experience with Register-Transfer Level (RTL) design and integration using Verilog/System Verilog, microarchitecture and automation. - 3 years of experience with...
-
Silicon Rtl Integration
2 days ago
Bengaluru, Karnataka, India Whitefield Careers Full timeYou will be responsible for integrating various internal/external IP into the SoC and providing high quality RTL net list to the Back End team. Be involved in all aspects of SOC uArch/RTL including verification, synthesis, low power, DFT etc. and get creative by defining new flows and methodologies. Have a prior experience in the thid party IP design &...
-
ASIC RTL Engineer III, Silicon
2 weeks ago
Bengaluru, Karnataka, India Google Full time ₹ 5,00,000 - ₹ 8,00,000 per yearMinimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.Experience with logic synthesis techniques to optimize RTL code,...
-
ASIC RTL Design/Integration Lead
2 weeks ago
Bengaluru, Karnataka, India AMD Full time ₹ 12,00,000 - ₹ 36,00,000 per yearASIC RTL Design/Integration LeadBangalore, IndiaEngineering69163Job DescriptionWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the...
-
ASIC RTL Design/Integration Lead
3 weeks ago
Bengaluru, India AMD Full timeASIC RTL Design/Integration Lead Bangalore, India Engineering 69163 Job Description WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for...