ASIC RTL Engineer III, Silicon

3 days ago


Bengaluru India Google Full time

Job Description Minimum qualifications: - Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. - 4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog. - Experience with logic synthesis techniques to optimize RTL code, performance and power, as well as low-power design techniques. Preferred qualifications: - Master's or PhD degree in Electrical Engineering, Computer Engineering, or Computer Science. - Experience with a scripting language like Perl or Python. - Experience with ASIC or FPGA design verification, synthesis, timing/power analysis, and DFT. - Knowledge of high-performance and low-power design techniques, assertion-based formal verification, FPGA and emulation platforms, and SOC architecture. - Knowledge of memory compression, fabric, coherence, cache, or DRAM. About the jobBe part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. The Platforms and Devices team encompasses Google's various computing software platforms across environments (desktop, mobile, applications), as well as our first party devices and services that combine the best of Google AI, software, and hardware. Teams across this area research, design, and develop new technologies to make our user's interaction with computing faster and more seamless, building innovative experiences for our users around the world. Responsibilities - Define the block-level design document (e.g., interface protocol, block diagram, transaction flow, pipeline, etc.). - Perform RTL coding, function/performance simulation debug, and Lint/Clock Domain Crossing (CDC)/Formal Verification (FV)/Unified Power Format (UPF) checks. - Participate in synthesis, timing/power closure, and FPGA/silicon bring-up. - Participate in test plan and coverage analysis of the block and ASIC-level verification. - Communicate and work with multi-disciplined and multi-site teams. Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .



  • Bengaluru, Karnataka, India Google Full time ₹ 5,00,000 - ₹ 8,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.Experience with logic synthesis techniques to optimize RTL code,...


  • Bengaluru, Karnataka, India Google Full time ₹ 5,00,000 - ₹ 8,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog.Experience with logic synthesis techniques to optimize RTL code,...


  • Bengaluru, India Google Full time

    Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 4 years of experience with digital logic design principles, RTL design concepts, and languages, such as Verilog or SystemVerilog. Experience with logic synthesis techniques to optimize RTL code,...


  • Bengaluru, Karnataka, India Proxelera Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Summary:We are looking for an experienced Senior/Principal ASIC RTL Design Engineer with 10+ years of hands-on RTL design expertise to join our team in Bangalore. The ideal candidate will own end-to-end RTL design for complex SoCs or large subsystems, from micro-architecture through tapeout and silicon bring-up.Job Description:Own RTL design of SoC-level or...


  • Bengaluru, India Google Full time

    Job Description Minimum qualifications: - Bachelor's degree in Electrical Engineering or Computer Engineering, or equivalent practical experience. - 15 years of experience in ASIC RTL design integration. - Experience in Verilog or Systemverilog coding. - Experience in High performance design, Multi power domains with clocking of multiple SoCs with silicon....


  • Bengaluru, India Google Inc Full time

    Job Description Minimum qualifications: - Bachelor's degree in Electrical Engineering or Computer Engineering, or equivalent practical experience. - 15 years of experience in ASIC RTL design integration. - Experience in Verilog or Systemverilog coding. - Experience in High performance design, Multi power domains with clocking of multiple SoCs with...


  • Bengaluru, India Prodapt ASIC Services Full time

    Prodapt is a global technology company and the largest specialized player in the Connectedness industry. As an AI-first strategic partner, Prodapt provides consulting, business transformation, and managed services to top telecom and tech enterprises. Prodapt’s ASIC Services is a leading provider of So C ASIC/FPGA and Embedded Software services. We offer...


  • Bengaluru, India Google Full time

    Minimum qualifications: Bachelor's degree in Electrical Engineering or Computer Engineering, or equivalent practical experience. 15 years of experience in ASIC RTL design integration. Experience in Verilog or Systemverilog coding. Experience in High performance design, Multi power domains with clocking of multiple SoCs with silicon. Preferred...


  • Bengaluru, Karnataka, India Google Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering or Computer Engineering, or equivalent practical experience.15 years of experience in ASIC RTL design integration.Experience in Verilog or Systemverilog coding.Experience in High performance design, Multi power domains with clocking of multiple SoCs with silicon.Preferred...

  • ASIC RTL

    3 weeks ago


    Bengaluru, India AMD Full time

    WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...