RTL Design Engineer-CXL

2 weeks ago


Bengaluru, Karnataka, India Tata Consultancy Services Full time

RTL Design Engineer(CXL)

Experience - 5+yrs

Location- Bangalore

JD

  1. Strong RTL designer with IP design experience
  2. SoC Integration
  3. Interconnect Generation for a given configuration
  4. CXL 3.1 and above design experience


  • Bengaluru, Karnataka, India Tata Consultancy Services Full time

    RTL Design Engineer(CXL)Experience - 5+yrsLocation- BangaloreJD1. Strong RTL designer with IP design experience2. SoC Integration3. Interconnect Generation for a given configuration4. CXL 3.1 and above design experience


  • Bengaluru, Karnataka, India Tata Consultancy Services Full time

    RTL Design Engineer(CXL)Experience - 5+yrsLocation- BangaloreJDStrong RTL designer with IP design experienceSoC IntegrationInterconnect Generation for a given configurationCXL 3.1 and above design experience


  • Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    RTL Design Engineer for Interface Controller IP development team. Position is based in Bangalore or Noida. The role would include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence. The work involved will be working with the existing RTL, addition of new features into the RTL, ensuring various customer configurations are clean...


  • Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    RTL Design Engineer for Interface Controller IP development team. Position is based in Bangalore or Noida. The role would include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence. The work involved will be working with the existing RTL, addition of new features into the RTL, ensuring various customer configurations...


  • Bengaluru, Karnataka, India beBeeRTL Full time ₹ 60 - ₹ 80

    Job Overview: We are seeking an experienced RTL Design Engineer to join our team. The successful candidate will be responsible for designing and supporting the RTL of PCIe/CXL/IDE/UALink IP solution.">">The ideal candidate will have a strong background in digital design, with experience in Verilog and SystemVerilog. Additionally, they should have a good...


  • Bengaluru, Karnataka, India beBeeVerification Full time ₹ 17,50,000 - ₹ 27,50,000

    Design Verification Expert for PCIe and CXLAbout the Job: We're seeking an experienced Design Verification Engineer to join our innovative team. This role involves comprehensive verification of PCIe and/or CXL IP and Subsystem, utilizing System Verilog and UVM methodology.Key Responsibilities:Develop and implement verification plans for PCIe and/or CXL IP...


  • Bengaluru, Karnataka, India beBeeEngineering Full time ₹ 1,20,00,000 - ₹ 2,00,00,000

    As a Senior Engineering Lead, you will be responsible for driving the development of our cutting-edge Interface Controller IP solutions. This role is based in India and requires expertise in RTL design and support for PCIe/CXL/IDE/UALink IP solutions.Key Responsibilities:Lead the design and support of RTL for interface controller IP development...

  • RTL Design Expert

    1 week ago


    Bengaluru, Karnataka, India beBeeDesign Full time ₹ 21,05,600 - ₹ 24,47,700

    Key Role: Senior RTL Design EngineerWe are seeking a highly skilled RTL Design Engineer to join our team. The ideal candidate will have a strong background in RTL design, with expertise in low power design, microarchitecture, synthesis, timing closure, and low power estimation.A critical aspect of this role is the ability to design and optimize RTL for area...


  • Bengaluru, Karnataka, India ACL Digital Full time

    Job Location: Bangalore Notice Period: 15 days to 30 Days Minimum: 5+ Years 1.Experience in Low power RTL design, microarchitecture, synthesis, timing closure, Low power estimation. Should be proficient in Verilog. 2. Should have experience in optimization of microarchitecture and RTL for area and power reduction. Experience with Arithmetic units, Floating...


  • Bengaluru, Karnataka, India ACL Digital Full time

    Hi All,Job Location: BangaloreNotice Period: 15 days to 30 DaysMinimum: 5+ Years1.Experience in Low power RTL design, microarchitecture, synthesis, timing closure, Low power estimation. Should be proficient in Verilog.2. Should have experience in optimization of microarchitecture and RTL for area and power reduction. Experience with Arithmetic units,...