Physical verification

2 days ago


Bangalore, India Mirafra Technologies Full time

Mirafra Technologies Hiring Physical Verification _ SVRF Expert Engineers: Experience - 5 to 15 years Notice Period - 0 to 60 days Location - Bangalore Please find the Job Description Below: Knowledge, Skills and Experience: 5+ years of DRC/LVS development and support experience required. Exceptions made for the right candidates. Good knowledge of CMOS fundamentals with background in electrical engineering or semiconductor physics Good basic understanding of DRC, LVS and Parasitic Extraction , Knowledge of Calibre SVRF required. PVS/Pegasus experience is a plus Knowledge of Tcl required. Perl, Python experience desired. Strong debugging capability, not limited only by Physical verification flows. Knowledge/Understanding FILL methodology Knowledge/Understanding Parasitic effects in ICs (Integrated Circuits) Experience in Calibre PERC applications, e.g., P2 P/CD is a plus Experience in any commercial flow for RDSON, EMIR is beneficial Familiarity on Cadence custom IC Virtuoso platform, Virtuoso-L and Virtuoso-XL, schematic capture, and layout concepts. Willingness to gain knowledge and familiarity with several CAD tools Comfortable, confident working in a fast-paced environment. Ability to prioritize work and meet deadlines Good interpersonal and communication skills Interested Candidates share your updated resume.



  • Bangalore, India ACL Digital Full time

    Experience of 5+ years in Physical verification and closure. Location: Bangalore NP - Immediate Main responsibility of the candidate will be around achieving a clean GDS view with below key items: Physical Verification closure for Arm CPU implementation: Should have completed multiple tape-outs with Physical Verification closure role in the past...


  • bangalore, India ACL Digital Full time

    Experience of 5+ years in Physical verification and closure. Location: BangaloreNP - ImmediateMain responsibility of the candidate will be around achieving a clean GDS view with below key items:Physical Verification closure for Arm CPU implementation:Should have completed multiple tape-outs with Physical Verification closure role in the pastStrong...


  • Bangalore, India ACL Digital Full time

    BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design Detailed knowledge of EDA tools and flows for power, Ansys Redhawk /Cadence Voltus experience is must Experience – 6+ years Well versed with the power grid design and power calculation methodologies Role involves tasks in estimating power using industry standard tool , designing...


  • Bangalore, India Mirafra Technologies Full time

    Mirafra Technologies Hiring Physical Verification _ SVRF Expert Engineers: Experience - 5 to 15 years Notice Period - 0 to 60 days Location - Bangalore Please find the Job Description Below: Knowledge, Skills and Experience: 5+ years of DRC/LVS development and support experience required. Exceptions made for the right candidates. ...


  • bangalore, India Mirafra Technologies Full time

    Mirafra Technologies Hiring Physical Verification _ SVRF Expert Engineers:Experience - 5 to 15 yearsNotice Period - 0 to 60 daysLocation - BangalorePlease find the Job Description Below:Knowledge, Skills and Experience:5+ years of DRC/LVS development and support experience required. Exceptions made for the right candidates.Good knowledge of CMOS fundamentals...


  • Bangalore, India ACL Digital Full time

    BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design Detailed knowledge of EDA tools and flows for power, Ansys Redhawk /Cadence Voltus experience is must Experience – 6+ years Well versed with the power grid design and power calculation methodologies Role involves tasks in estimating power using industry standard tool ,...


  • bangalore, India ACL Digital Full time

    BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical DesignDetailed knowledge of EDA tools and flows for power, Ansys Redhawk /Cadence Voltus experience is mustExperience – 6+ years Well versed with the power grid design and power calculation methodologies Role involves tasks in estimating power using industry standard tool , designing power...


  • Bangalore, India Sintegra Inc. Full time

    Job Summary: We are seeking a highly experienced Senior Physical Design Engineer with over 10 years of experience in the RTL to GDS flow. This full-time role will be based in Bangalore Karnataka. The ideal candidate will possess strong scripting skills, have hands-on experience with 3nm, 5nm nodes, and have a proven track record in physical design. Key...


  • bangalore, India Sintegra Inc. Full time

    Job Summary: We are seeking a highly experienced Senior Physical Design Engineer with over 10 years of experience in the RTL to GDS flow. This full-time role will be based in Bangalore Karnataka. The ideal candidate will possess strong scripting skills, have hands-on experience with 3nm, 5nm nodes, and have a proven track record in physical design.Key...


  • Bangalore, India ACL Digital Full time

    Should be able to handle Full chip hashtag Added advantage for #Innovus with Minimum 4 years #Pn R (timing/congestion/CTS issues), understanding of hashtag #IO ring, #package support, multi hashtag #voltage design. Deep understanding of the concepts related to hashtag #synthesis , place & route, hashtag #CTS , timing convergence, IR/EM checks and...