Layout Designer

2 days ago


New Delhi, India Hays Full time

This is Jr position., If you are meeting with below criteria means pls share your resume to karthik.ravichandran@hays.com.au with below details..Over all experience; Relevant experience; CCTC; ECTC; Current location; Will you able to attend final round in F2F at Bangalore;Location; Bangalore Role; Custom Standard Cell Design EngineerFinal round must be F2F.Job Description You will be responsible for the development of Arm custom standard cells in the latest, sub-3nm process technology nodes. You will work as part of a team that co-optimizes the circuit design with physical design engineers to improve the PPA of Arm cores that will be integrated into best-in-class SoCs. You will work in close collaboration with the mask design team to provide optimally tuned layout, characterize and model all standard libraRequired Skills and Experience : 2+ years of relevant circuit design experience (for BSEE) 1+ years of relevant circuit design experience (for MSEE) Experience in the identification, design and verification of cells specifically targeted to improve core and SoC level PPA In-depth understanding of MOSFET electrical characteristics, transistor level device physics, PPA trade-offs, layout and variability especially at 3nm and below technology nodes Expertise in transistor level design of static circuits including state retaining elements such as latches and flops Hands-on development of standard cell EDA view characterization, modeling and QA Experience with standard cell characterization tools and Spice circuit simulators Familiarity with scripting languages such as Perl or Python Be willing to iteratively improve designs and repeatedly attempt to develop solutions to difficult problems Demonstrate a positive attitude and respect for all members of the team Be motivated to continuously develop skills and accept various responsibilities as a part of contributing to Arm’s success Ability to analyze data and present conclusions effectivelyAn engineer with1–4 years of experience in standard cell or custom circuit design , strong knowledge ofCMOS device physicsandtransistor-level design , and hands-on expertise inSPICE simulationandcell characterization toolslikeCadence LiberateorSynopsys SiliconSmart . Skilled inPython/Perl scripting , familiar withadvanced process nodes (≤5nm) , and capable ofPPA optimizationthrough close collaboration with layout and physical design teams.



  • New Delhi, India ACL Digital Full time

    Job Title:Memory Layout Engineer Experience:3+yrs Location:Bangalore Job Type:Full-time Industry:Semiconductors / VLSI / Memory Design Job Summary: We are looking for aMemory Layout Engineerwith strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for...

  • AMS Layout

    6 days ago


    New Delhi, India ACL Digital Full time

    ACL Digital is looking for an Experienced Layout EngineerMinumum 4+ years of Experience for Bangalore LocationGood to have ESD BlocksMust have Lower nodes from TSMCAMS/IO Memory - LayoutInterested share/refer karthick.v@acldigital.comBachelor's or Master's Degree with 4 - 12 years of Analog Layout experienceDemonstrated leadership experience of at least 3...


  • New Delhi, India ACL Digital Full time

    About the jobJob Title:Analog Layout EngineerJob Description:We are seeking a skilled and motivated Analog Layout Engineer to join our team. The ideal candidate will independently handle block-level and chip-level analog layout design while coordinating effectively with circuit designers and project leads. This is an exciting opportunity for individuals with...


  • New Delhi, India ACL Digital Full time

    About the jobJob Title: Analog Layout EngineerJob Description: We are seeking a skilled and motivated Analog Layout Engineer to join our team. The ideal candidate will independently handle block-level and chip-level analog layout design while coordinating effectively with circuit designers and project leads. This is an exciting opportunity for individuals...


  • New Delhi, India ACL Digital Full time

    Job Title: Memory Layout EngineerExperience: 3+yrsLocation: BangaloreJob Type: Full-timeIndustry: Semiconductors / VLSI / Memory DesignJob Summary:We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for...


  • New Delhi, India ACL Digital Full time

    Exp level: 2 to 5 yearsLocation: BangaloreNotice Period: Immediate joiners are preffered.Responsibilites:- Design and implement analog layouts for high-performance circuits (e.g., amplifiers, ADCs, DACs, voltage regulators) using TSMC 3nm and 5nm nodes. - Perform design rule checks (DRC), layout versus schematic (LVS), and electrical rule checks (ERC) to...

  • IO Layout Engineer

    2 weeks ago


    New Delhi, India ACL Digital Full time

    Job Title: IO Layout EngineerExperience: 3+ YearsLocation: BangaloreEmployment Type: Full-timeIndustry: Semiconductors / ASIC / VLSI / IO & ESD DesignJob Summary:We are looking for a highly motivated and experienced IO Layout Engineer to join our custom layout team. The candidate will be responsible for full-custom layout of IO cells, ESD protection...


  • New Delhi, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role)Responsibilities: As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in...


  • New Delhi, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role)Responsibilities:As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in Electronic...


  • New Delhi, India BITSILICA Full time

    Exp: 3 to 8 YearsLocation: BangaloreNotice: Immediate - 15 days✅ Memory Leafcell layout library design from scratch including top level integration.✅ Good knowledge on different types of memory architectures.✅ Good knowledge in optimized layout design for better performance.✅ Sound knowledge & hands on experience in Finfet technology, layout design...