STA Synthesis Engineer

2 weeks ago


india L&T Technology Services Full time

L&T Technology is looking to hire for STA Engineers.
Job Location : Bangalore
Detailed JD is below ::
JD For STA Engineer-6+ ’ experience
• Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs.
• Can work closely with FE team for constraints development and constraints cleanup.
• Work with partitions/block owner to give timing ECO for timing closure.
• Knowledge of advanced timing closure techniques and methodology
• Knowledge of industry stanrd tools from Synops or Cadence.
• Worked on DSM technologies, tsmc 5nm and below experience preferred.
• Minimum 5+ of relevant experience
• Good scripting and communication skills


  • STA Synthesis Lead

    2 days ago


    India Xilinx Full time

    Job Description WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to...


  • Bengaluru, Karnataka, India, Karnataka L&T Technology Services Full time

    L&T Technology is looking to hire for STA Engineers. Job Location : Bangalore Detailed JD is below ::JD For STA Engineer-6+ ’ experience • Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs. • Can work closely with FE team for constraints development and constraints cleanup. • Work with...

  • STA Synthesis Lead

    2 days ago


    Bengaluru, India AMD Full time

    Job Description WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiencesfrom AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to...

  • Lead STA

    4 weeks ago


    Bengaluru, Karnataka, India, Karnataka Cadence System Design and Analysis Full time

    BE /BtechEXp- 5- 12 YrsWork on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.• Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR.• Contribute to design methodology, flow automation.• Innovate & implement Power, Performance and Area optimization...

  • STA Engineer

    4 weeks ago


    Bengaluru, Karnataka, India, Karnataka Sintegra Inc. Full time

    Job Summary:We are seeking a skilled STA Engineer with a strong background in Test and DFT architectures. The ideal candidate will have hands-on experience evaluating and writing high-quality timing constraints (SDCs) and performing thorough timing checks across complex digital designs.Key Responsibilities:Analyze and validate timing constraints (SDC) for...


  • Hyderabad, India AMD Full time

    Job Description WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences - from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion...

  • Synthesis Engineer

    2 weeks ago


    India 聯發科技 Full time ₹ 9,00,000 - ₹ 12,00,000 per year

    Synthesis Engineer: (3-10 Years) Key Responsibilities: Synthesis Environment setup Validating synthesis SDC quality Utilize Synthesis tool variables and methodologies to extract the best area/power achievable for the process node. Checking the synthesis DEF quality Analyze critical timing violation groups and congestion – solve them by finetune floorplan...


  • Bengaluru, Karnataka, India, Karnataka Capgemini Engineering Full time

    Experience: 5+yearsLocation: BangaloreJob Description:As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will work closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process...

  • STA Engineer

    2 weeks ago


    India 聯發科技 Full time ₹ 10,00,000 - ₹ 25,00,000 per year

    STA Engineer (5-10 Years) KEY RESPONSIBILITIES: Responsible for Multi Voltage domain STA environment setup, execution and timing closure Drive the pre-route timing checks and QoR clean up to eliminate SDC issues and ensure a quality handoff for STA checks Ensuring timing correlation between PnR STA and timely feedbacks to PD team Generating block level HS...

  • STA Lead

    4 weeks ago


    Bengaluru, Karnataka, India, Karnataka Mirafra Technologies Full time

    Skills RequiredNetlist and constraint sign in checks and validation.Prime time constraint development at full chip level and clean up.Multimode multi corner timing knowledge and timing closure at sub HM/block/top level.Top level timing closure with sign off STA in MMMC with Xtalk and OCV. Top level ECO implementation strategy development for netlist, RTL and...