 
						Lead STA
3 weeks ago
BE /Btech
EXp- 5- 12 Yrs
Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.
• Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR.
• Contribute to design methodology, flow automation.
• Innovate & implement Power, Performance and Area optimization techniques.
• Participate in IP release to customers and support team on standardize & document learnings.
Key Skills: Netlist-GDS physical design, 7nm+ Technology nodes, CTS and Custom Clocking, STA, PV, scripting tcl & python.
Minimum qualifications:
• Bachelor’s degree in Electronics or equivalent practical experience.
• 3+ years of experience and in depth knowledge on Netlist-GDS physical design.
• Experience on sub 7nm tech nodes.
• Good hands on experience on scripting tcl & python.
Preferred qualifications:
• Experience in hardening DDR PHY designs.
• Experience in physical synthesis and constraints design.
• Experience in Cadence tools Innovus, Genus, Tempus & Voltus.
• Experience in RDL routing, PERC ESD checks.
• Lower Tech node N3, Samsung N5,N4 knowledge is a plus.
- 
					  STA Lead3 weeks ago 
 Bengaluru, Karnataka, India, Karnataka Mirafra Technologies Full timeSkills RequiredNetlist and constraint sign in checks and validation.Prime time constraint development at full chip level and clean up.Multimode multi corner timing knowledge and timing closure at sub HM/block/top level.Top level timing closure with sign off STA in MMMC with Xtalk and OCV. Top level ECO implementation strategy development for netlist, RTL and... 
- 
					  STA Lead3 weeks ago 
 Bengaluru, Karnataka, India, Karnataka ACL Digital Full timeTechnical Skills:Well versed with the timing closure (STA), timing closure methodologies.Pre/Post-layout constraint development to timing closure.Handshake with the design team and develop functional/DFT constraints.IP level constraint integration.Multi-voltage/Switching aware corner definitions.RC/C model selection understanding.Abstraction expertise like... 
- 
					STA Lead7 days ago 
 Bengaluru, Karnataka, India MediaTek Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob DescriptionKEY RESPONSIBILITIES:Responsible for Multi Voltage domain STA environment setup, execution and timing closureDrive the pre-route timing checks and QoR clean up to eliminate SDC issues and ensure a quality handoff for STA checksEnsuring timing correlation between PnR STA and timely feedbacks to PD teamGenerating block level HS session and using... 
- 
					  STA Lead5 days ago 
 Bengaluru, Karnataka, India Mirafra Technologies Full time ₹ 20,00,000 - ₹ 25,00,000 per yearSkills RequiredNetlist and constraint sign in checks and validation.Prime time constraint development at full chip level and clean up.Multimode multi corner timing knowledge and timing closure at sub HM/block/top level.Top level timing closure with sign off STA in MMMC with Xtalk and OCV. Top level ECO implementation strategy development for netlist, RTL and... 
- 
					  STA Lead1 week ago 
 Bengaluru, Karnataka, India Team Computers Full time US$ 1,25,000 - US$ 1,75,000 per yearWe are seeking an experienced Full-Chip STA Engineer to drive timing closure and sign-off across the entire SoC/ASIC design. The role requires expertise in multi-block integration, multi-mode/multi-corner analysis, and sign-off methodology for advanced technology nodes.Key Responsibilities:Perform full-chip static timing analysis for all functional and test... 
- 
					  Senior/Lead STA engineer1 week ago 
 Bengaluru, Karnataka, India ACL Digital Full time ₹ 12,00,000 - ₹ 36,00,000 per yearWe're Hiring: STA Engineer | 5–10 Years Experience | Bangalore & HyderabadCompany:ACL Digital CompanyLocation:Bangalore & HyderabadExperience:5 to 15 YearsJob Type:Full-TimeACL Digitalis looking forSenior Static Timing Analysis (STA) Engineerswith solid experience in timing closure of advanced SoC designs.If you're an STA expert who thrives in fast-paced,... 
- 
					  STA Engineer1 week ago 
 Bengaluru, Karnataka, India Eximietas Design Full time US$ 1,50,000 - US$ 2,00,000 per yearWe are seeking an exceptional STA Engineer to take a key role in our semiconductor designteam. As STA Engineer you will get opportunity to work with talented and passionate STAengineers and create designs that push the envelope on performance, energy efficiency andscalability. you will lead the STA for cutting-edge high speed and complex large ASIC. Youwill... 
- 
					  Senior/Staff STA Engineer3 weeks ago 
 Bengaluru, Karnataka, India, Karnataka Tenstorrent Full timeTenstorrent is looking for a skilled and detail-oriented Static Timing Analysis (STA) Engineer to help us deliver first-pass silicon success for our cutting-edge AI and RISC-V SoCs. Engineers with a strong foundation in Static Timing Analysis (STA) and timing constraints . In this role, you’ll lead timing closure efforts across block and full-chip levels,... 
- 
					Sta Engineer1 week ago 
 Bengaluru, Karnataka, India Capgemini Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob DescriptionKey Responsibilities:Timing Analysis & ClosurePerform setup, hold, and skew analysis across Full-Chip, Sub-system, and IP levels.Achieve timing closure by resolving violations and optimizing paths.Constraint DevelopmentDefine and validate timing constraints (clocks, I/O delays, false/multi-cycle paths).Integrate constraints from multiple IPs... 
- 
					Staff STA Engineer1 day ago 
 Bengaluru, Karnataka, India Qualcomm Full time ₹ 20,00,000 - ₹ 25,00,000 per year*Job Area:*Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize,...