RTL Release Principal Design Engineer
2 days ago
College education in Electronics Engineering or Computer EngineeringExp- 7-12 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional simulation using Verilog/System Verilog. - Good in Scripting languages(Shell, Perl, TCL, Python) and automation of design database qualification and packaging. Checks and validation of package consistency. - Familiarity with Power Flow (UPF/CPF). - Able to collaborate with IP-development teams and facilitate high-quality releases. - Maintaining package and release timelines for various projects. Time management skills enough to balance multiple high-priority projects. - Bug reporting and resolution closure with IP providers - Ability to debug synthesis/timing analysis constraints, reports, logs - Ability to learn new tools/flows and develop methodology if needed. - Ability to build and maintain close relationships with Designers and Application Engineers. - Fastidious approach to building automated processes. - Strong interpersonal and relationship-building skills.Additional Desirable Qualifications: - Familiarity with SerDes/DDR/other Design-IP’s & Analog design flows - Familiarity with IP release and tracking management systems.
-
Sr RTL Principal Design Engineer
19 hours ago
New Delhi, India Cadence System Design and Analysis Full time- RTL Design Engineer for Interface Controller IP development team. - Position is based in Bangalore or Noida. - The role would include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence. - The work involved will be working with the existing RTL, addition of new features into the RTL, ensuring various customer configurations are...
-
Senior/Principal ASIC RTL Design Engineer
4 days ago
New Delhi, India Proxelera Full timeMy name is Shahid I am reaching out with a role that fits engineers who enjoy real ownership, from shaping micro-architecture to watching their RTL come alive in silicon. If you’re looking for a space where your design decisions actually matter, this one is worth your time.Job Title- Senior/Principal ASIC RTL Design Engineer (SoC/Subsystem)...
-
Senior/Principal ASIC RTL Design Engineer
2 days ago
New Delhi, India Proxelera Full timeMy name is Shahid I am reaching out with a role that fits engineers who enjoy real ownership, from shaping micro-architecture to watching their RTL come alive in silicon. If you’re looking for a space where your design decisions actually matter, this one is worth your time.Job Title - Senior/Principal ASIC RTL Design Engineer (SoC/Subsystem)Location...
-
ASIC SOC RTL Design Lead
1 week ago
New Delhi, India Eximietas Design Full timeHi All,Greetings' from Eximietas Design....!We are Hiring ASIC SOC RTL Design Engineer/Leads.Job Title: ASIC SOC RTL Design Engineer/Leads..!Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.Job Description:Eximietas Design is seeking an experienced and highly skilled ASIC...
-
Senior ASIC RTL Designer
6 days ago
New Delhi, India Eximietas Design Full timePosition: ASIC RTL Design EngineerLocation: Bangalore / HyderabadExperience: 6+ years- Design and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks. - Create micro-architecture specs and ensure designs meet performance, power, and area targets. - Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and...
-
Senior/Principal ASIC RTL Design Engineer
4 days ago
Delhi, India Proxelera Full timeMy name is Shahid I am reaching out with a role that fits engineers who enjoy real ownership, from shaping micro-architecture to watching their RTL come alive in silicon. If you’re looking for a space where your design decisions actually matter, this one is worth your time.Job Title- Senior/Principal ASIC RTL Design Engineer...
-
RTL Design Engineer
3 weeks ago
New Delhi, India ACL Digital Full timeRTL Design Engineer (ASIC) Location: Chennai, Tamil Nadu Experience: 1 to 3 YearsJob DescriptionJob Role: Design and implement RTL for wireless modem IPs and SoC subsystems using Verilog/SystemVerilog. Develop micro-architecture specifications and deliver high-quality, synthesizable RTL. Integrate complex subsystems into SoC environments and support design...
-
RTL Design Engineer
2 weeks ago
New Delhi, India ACL Digital Full timeRTL Design Engineer (ASIC)Location: Chennai, Tamil NaduExperience: 1 to 3 YearsJob DescriptionJob Role:- Design and implement RTL for wireless modem IPs and SoC subsystems using Verilog/SystemVerilog. - Develop micro-architecture specifications and deliver high-quality, synthesizable RTL. - Integrate complex subsystems into SoC environments and support...
-
RTL Design Engineer
19 hours ago
New Delhi, India TekPillar® Full timePosition: RTL Design EngineerExperience: 5 to 8 YearsLocation: Noida & AhmedabadWe are looking for an experienced RTL Design Engineer with strong expertise in Verilog, FPGA design, and Xilinx platforms. The role involves working closely with cross-functional teams to deliver high-performance digital design solutions.Key Responsibilities- Design, develop, and...
-
RTL Micro Architect
1 week ago
New Delhi, India Eximietas Design Full timeEximietas Hiring:ASIC SOC RTL Micro Architect Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: Eximietas Design is seeking an experienced and highly skilledRTL Micro Architectto join our growing team. As a key contributor, you will play a critical role...
