Senior/Principal ASIC RTL Design Engineer
22 hours ago
My name is Shahid I am reaching out with a role that fits engineers who enjoy real ownership, from shaping micro-architecture to watching their RTL come alive in silicon. If you’re looking for a space where your design decisions actually matter, this one is worth your time.Job Title- Senior/Principal ASIC RTL Design Engineer (SoC/Subsystem)Location-Bangalore, KarnatakaJob Description :Job Summary:Own end-to-end RTL design for complex SoC or large subsystem blocks, from micro-architecture through tapeout and silicon bring-up.Responsibilities:Define micro-architecture from specs; write high-quality synthesizable SystemVerilog/Verilog RTL for SoC-level or large subsystems.Own design bring-up, block/subsystem integration, and close on timing, power, and area with synthesis and PnR teams.Drive design reviews, close bugs, and support silicon validation and post-silicon debug.Collaborate with DV to define test plans, assertions, and coverage goals; support emulation/FPGA only as a secondary validation aid (not counted toward the 8 years).Must-have qualifications:8+ years of hands-on ASIC RTL development experience (FPGA work does not count toward the 10 years).Multiple production ASIC tapeouts owning significant SoC or subsystem functionality (e.g., interconnects, coherency, memory subsystem, high-speed I/O, security, or power-management islands).Strong SystemVerilog/Verilog RTL and micro-architecture skills, including clock/reset design, low-power techniques (UPF/retention/isolation), and AMBA/standard bus protocols (AXI/ACE/AHB/APB).Proven collaboration with physical design on synthesis constraints, timing closure, DFT hooks, and ECOs.Proven silicon bring-up experience for owned blocks/subsystems.Nice to have:Exposure to coherency protocols, cache/memory controllers, DDR/PCIe subsystems, security/crypto blocks.SVA for design-level assertions, performance modeling, or power/perf analysis skills.Scripting for design productivity (Tcl/Python), used in service of hands-on RTL work.Best,Shahid
-
New Delhi, India Proxelera Full timeMy name is Shahid I am reaching out with a role that fits engineers who enjoy real ownership, from shaping micro-architecture to watching their RTL come alive in silicon. If you’re looking for a space where your design decisions actually matter, this one is worth your time.Job Title- Senior/Principal ASIC RTL Design Engineer (SoC/Subsystem)...
-
Senior ASIC RTL Designer
3 days ago
New Delhi, India Eximietas Design Full timePosition: ASIC RTL Design EngineerLocation: Bangalore / HyderabadExperience: 6+ years- Design and develop synthesizable RTL using Verilog/SystemVerilog for complex ASIC/SoC blocks. - Create micro-architecture specs and ensure designs meet performance, power, and area targets. - Own RTL implementation, lint/CDC cleanup, and contribute to synthesis, STA, and...
-
ASIC SOC RTL Design Lead
13 hours ago
Delhi, India Eximietas Design Full timeHi All,Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains.We are Hiring: ASIC SOC RTL Design Leads/Architect.Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already...
-
ASIC RTL Integration Engineer
7 days ago
Delhi, India DevloiT Full timePosition: ASIC RTL Integration / ASIC RTL CodingLocation: Bangalore, IndiaEmployment Type: Long Term ContractMinimum Experience: 4 Years+About the Role:We are seeking a skilled ASIC RTL Integration Engineer with hands-on experience in developing and integrating RTL for IPs or subsystems. The ideal candidate should have a deep understanding of architectural...
-
ASIC RTL Integration Engineer
1 week ago
Delhi, India DevloiT Full timePosition: ASIC RTL Integration / ASIC RTL CodingLocation: Bangalore, IndiaEmployment Type: Long Term ContractMinimum Experience: 4 Years+About the Role:We are seeking a skilled ASIC RTL Integration Engineer with hands-on experience in developing and integrating RTL for IPs or subsystems. The ideal candidate should have a deep understanding of architectural...
-
ASIC RTL Integration Engineer
5 days ago
New Delhi, India Devloit Full timePosition: ASIC RTL Integration / ASIC RTL CodingLocation: Bangalore, IndiaEmployment Type: Long Term ContractMinimum Experience: 4 Years+About the Role:We are seeking a skilled ASIC RTL Integration Engineer with hands-on experience in developing and integrating RTL for IPs or subsystems. The ideal candidate should have a deep understanding of architectural...
-
ASIC RTL Integration Engineer
7 days ago
New Delhi, India DevloiT Full timePosition: ASIC RTL Integration / ASIC RTL CodingLocation: Bangalore, IndiaEmployment Type: Long Term ContractMinimum Experience: 4 Years+About the Role:We are seeking a skilled ASIC RTL Integration Engineer with hands-on experience in developing and integrating RTL for IPs or subsystems. The ideal candidate should have a deep understanding of architectural...
-
ASIC SOC RTL Design Lead
7 days ago
New Delhi, India Eximietas Design Full timeHi All,Greetings' from Eximietas Design....!We are Hiring ASIC SOC RTL Design Engineer/Leads.Job Title: ASIC SOC RTL Design Engineer/Leads..!Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.Job Description:Eximietas Design is seeking an experienced and highly skilled ASIC...
-
ASIC RTL Design Engineer
3 weeks ago
New Delhi, India ACL Digital Full timeASIC RTL Design Engineer Location : BangaloreJob Description: Skills & Experience: • 3-5 years of experience in ASIC front end design and quality check. • Strong fundamental knowledge of digital design, Verilog, and scripting language. • Experience in multiple clock and voltage domain design. • Working knowledge for FE flows like Lint, CDC,...
-
ASIC RTL Engineer 4+ years Bangalore
1 day ago
New Delhi, India ACL Digital Full timeRTL Design:Design and implement RTL code for ASICs inVerilogorSystemVerilog . Create high-quality, reusable, and maintainable RTL code for complex digital systems. Architecture Design:Work closely with architects to understand the high-level design specifications and translate them into efficient RTL code. Participate in defining micro-architecture for...
