SOC DFT Engineer

1 day ago


india ACL Digital Full time
SoC DFT Engineer

Job Description: Scan insertion. SCAN DRC/Coverage debug. ATPG Pattern generation. Gate level simulations ( Zero delay/Timing Delay simulations). Worked on JTAG/P1500 protocols. Perl/Tcl scripting. Timing/Formal verification/PD flow knowledge is plus.

Location: Bangalore Notice Period: Immediate Experience: 5+ Years


  • Lead DFT Engineer

    1 day ago


    india ACL Digital Full time

    Job Title:Lead DFT Engineer Experience:7+ Years Location:Bangalore Employment Type:Full-time Industry:Semiconductors / ASIC / SoC Design Job Summary: We are looking for aLead DFT Engineerto drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with...

  • Lead DFT Engineer

    2 weeks ago


    India ACL Digital Full time

    Job Title:Lead DFT EngineerExperience:7+ YearsLocation:BangaloreEmployment Type:Full-timeIndustry:Semiconductors / ASIC / SoC DesignJob Summary:We are looking for aLead DFT Engineerto drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional...


  • india L&T Technology Services Full time

    L&T Technology is hiring for Senior DFT Engineers / Lead DFT Engineer with 8-15 Years of experience. Job Location : Bangalore Skills Expertise should be : ATPG, SOC, ASIC DFT.

  • Senior DFT Engineer

    2 weeks ago


    India L&T Technology Services Full time

    L&T Technology is hiring for Senior DFT Engineers / Lead DFT Engineer with 8-15 Years of experience.Job Location : BangaloreSkills Expertise should be : ATPG, SOC, ASIC DFT.

  • Lead DFT Engineer

    1 week ago


    India ACL Digital Full time

    Job Title: Lead DFT Engineer Experience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC Design Job Summary: We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior...

  • Lead DFT Engineer

    2 weeks ago


    India ACL Digital Full time

    Job Title: Lead DFT Engineer Experience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC Design Job Summary: We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior...

  • DFT Engineer

    1 day ago


    india ACL Digital Full time

    Job Title: DFT Engineer Experience Level: 4+ years Location: Hyderabad/Banglaore Job Description: Key Responsibilities: Develop and implement DFT architecture and methodologies for ASIC/SoC designs. Insert and verify scan chains (scan insertion, ATPG, scan stitching). Implement MBIST/Logic BIST using industry-standard tools and flows. Work on boundary scan...

  • DFT Engineer

    2 weeks ago


    India ACL Digital Full time

    Job Title: DFT EngineerExperience Level: 4+ yearsLocation: Hyderabad/BanglaoreJob Description:Key Responsibilities:Develop and implement DFT architecture and methodologies for ASIC/SoC designs.Insert and verify scan chains (scan insertion, ATPG, scan stitching).Implement MBIST/Logic BIST using industry-standard tools and flows.Work on boundary scan (IEEE...


  • India Xilinx Full time

    Job Description WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded....

  • Senior DFT Architect

    2 weeks ago


    India beBeeDftEngineer Full time ₹ 15,00,000 - ₹ 25,00,000

    Job TitleWe are seeking an experienced DFT architect to develop and implement robust testability solutions for complex SoC/ASIC designs.Key ResponsibilitiesDesign and implement DFT architecture for multiple ASIC/SoC projects.Lead the development of scan insertion, compression, ATPG, MBIST, and boundary scan features.Mentor junior engineers and collaborate...