Lead DFT Engineer
2 days ago
Lead DFT Engineer Experience:
7+ Years Location:
Bangalore Employment Type:
Full-time Industry:
Semiconductors / ASIC / SoC Design Job Summary: We are looking for a
Lead DFT Engineer
to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional teams, and ensure world-class testability and manufacturability of silicon products. Key Responsibilities: Define and drive DFT strategy and architecture for multiple ASIC/SoC projects. Lead implementation and verification of DFT features like: Scan insertion and compression (e.g., EDT) ATPG pattern generation and fault grading MBIST and Logic BIST insertion and validation Boundary scan (IEEE 1149.1/1149.6), IJTAG (1687) Manage end-to-end DFT flow — from RTL to gate-level netlist and silicon bring-up. Collaborate with RTL, STA, PD, and test engineering teams for seamless integration. Perform pattern generation, fault simulation, and debug test coverage gaps. Own DFT signoff, timing closure (DFT-related paths), and ATE pattern delivery. Support silicon bring-up, test vector validation on ATE, and yield optimization. Mentor and guide junior DFT engineers; conduct design reviews and training sessions. Develop and maintain DFT automation scripts and infrastructure. Required Skills and Experience: B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Design. 7+ years of experience in DFT for complex ASIC or SoC designs. Expertise in scan insertion, compression, ATPG, MBIST, and boundary scan. Hands-on experience with DFT tools such as: Synopsys:
DFT Compiler, TetraMAX, TestMAX Siemens EDA:
Tessent ScanPro, MBIST, IJTAG Cadence/others:
Modus, Encounter Test Strong knowledge of RTL design, STA, and synthesis flows. Proficient in scripting languages (Python, Perl, Tcl) for flow automation. Deep understanding of silicon test challenges and test coverage improvement. Strong leadership, team collaboration, and communication skills. Preferred Qualifications: Experience with hierarchical DFT and low-power DFT methodologies (UPF). Exposure to post-silicon validation and failure analysis. Familiarity with safety-critical designs (ISO 26262) and functional safety. Experience working in advanced nodes (e.g., 7nm, 5nm, FinFET). Why Join Us? Lead DFT for high-performance, next-gen SoCs and ASICs. Collaborate with top-tier engineers and global semiconductor leaders. Competitive salary, leadership exposure, and fast-track growth opportunities.
Interested can share CV to sharmila.b@acldigital.com
-
Lead DFT Engineer
2 weeks ago
India ACL Digital Full timeJob Title:Lead DFT EngineerExperience:7+ YearsLocation:BangaloreEmployment Type:Full-timeIndustry:Semiconductors / ASIC / SoC DesignJob Summary:We are looking for aLead DFT Engineerto drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional...
-
Lead DFT Engineer
1 week ago
India ACL Digital Full timeJob Title: Lead DFT Engineer Experience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC Design Job Summary: We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior...
-
Lead DFT Engineer
2 weeks ago
India ACL Digital Full timeJob Title: Lead DFT Engineer Experience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC Design Job Summary: We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior...
-
DFT Lead Engineer
2 weeks ago
India Xilinx Full timeJob DescriptionWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded....
-
DFT Lead Engineer
2 days ago
india ACL Digital Full timeDFT Lead :Work Location - Bangalore Experience - 7+ YearsDesired Skills and Experience –· 7+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan.· DFT logic integration and verification.· Experience in debugging low coverage and DRC fixes· Gate Level ATPG simulation with and without timing.· Pattern generation,...
-
Senior DFT Engineer
2 days ago
india L&T Technology Services Full timeL&T Technology is hiring for Senior DFT Engineers / Lead DFT Engineer with 8-15 Years of experience. Job Location : Bangalore Skills Expertise should be : ATPG, SOC, ASIC DFT.
-
Senior DFT Engineer
2 weeks ago
India L&T Technology Services Full timeL&T Technology is hiring for Senior DFT Engineers / Lead DFT Engineer with 8-15 Years of experience.Job Location : BangaloreSkills Expertise should be : ATPG, SOC, ASIC DFT.
-
DFT Lead
2 weeks ago
India Xilinx Full timeJob DescriptionWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded....
-
DFT Engineer
2 days ago
india ACL Digital Full timeJob Title: DFT Engineer Experience Level: 4+ years Location: Hyderabad/Banglaore Job Description: Key Responsibilities: Develop and implement DFT architecture and methodologies for ASIC/SoC designs. Insert and verify scan chains (scan insertion, ATPG, scan stitching). Implement MBIST/Logic BIST using industry-standard tools and flows. Work on boundary scan...
-
DFT Engineer
2 weeks ago
India ACL Digital Full timeJob Title: DFT EngineerExperience Level: 4+ yearsLocation: Hyderabad/BanglaoreJob Description:Key Responsibilities:Develop and implement DFT architecture and methodologies for ASIC/SoC designs.Insert and verify scan chains (scan insertion, ATPG, scan stitching).Implement MBIST/Logic BIST using industry-standard tools and flows.Work on boundary scan (IEEE...
