Lead DFT Engineer

1 day ago

Delhi, India ACL Digital Full time

Job Title:

Lead DFT Engineer
Experience:

7+ Years
Location:

Bangalore
Employment Type:

Full-time
Industry:

Semiconductors / ASIC / SoC Design
Job Summary:
We are looking for a

Lead DFT Engineer

to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional teams, and ensure world-class testability and manufacturability of silicon products.
Key Responsibilities:
Define and drive DFT strategy and architecture for multiple ASIC/SoC projects.
Lead implementation and verification of DFT features like:
Scan insertion and compression (e.g., EDT)
ATPG pattern generation and fault grading
MBIST and Logic BIST insertion and validation
Boundary scan (IEEE 1149.1/1149.6), IJTAG (1687)
Manage end-to-end DFT flow — from RTL to gate-level netlist and silicon bring-up.
Collaborate with RTL, STA, PD, and test engineering teams for seamless integration.
Perform pattern generation, fault simulation, and debug test coverage gaps.
Own DFT signoff, timing closure (DFT-related paths), and ATE pattern delivery.
Support silicon bring-up, test vector validation on ATE, and yield optimization.
Mentor and guide junior DFT engineers; conduct design reviews and training sessions.
Develop and maintain DFT automation scripts and infrastructure.
Required Skills and Experience:
B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Design.
7+ years of experience in DFT for complex ASIC or SoC designs.
Expertise in scan insertion, compression, ATPG, MBIST, and boundary scan.
Hands-on experience with DFT tools such as:
Synopsys:

DFT Compiler, TetraMAX, TestMAX
Siemens EDA:

Tessent ScanPro, MBIST, IJTAG
Cadence/others:

Modus, Encounter Test
Strong knowledge of RTL design, STA, and synthesis flows.
Proficient in scripting languages (Python, Perl, Tcl) for flow automation.
Deep understanding of silicon test challenges and test coverage improvement.
Strong leadership, team collaboration, and communication skills.
Preferred Qualifications:
Experience with hierarchical DFT and low-power DFT methodologies (UPF).
Exposure to post-silicon validation and failure analysis.
Familiarity with safety-critical designs (ISO 26262) and functional safety.
Experience working in advanced nodes (e.g., 7nm, 5nm, FinFET).
Why Join Us?
Lead DFT for high-performance, next-gen SoCs and ASICs.
Collaborate with top-tier engineers and global semiconductor leaders.
Competitive salary, leadership exposure, and fast-track growth opportunities.

Interested can share CV to sharmila.b@acldigital.com

  • Lead DFT Engineer

    1 day ago

    Delhi, India ACL Digital Full time

    Job Title:Lead DFT EngineerExperience:7+ YearsLocation:BangaloreEmployment Type:Full-timeIndustry:Semiconductors / ASIC / SoC DesignJob Summary:We are looking for aLead DFT Engineerto drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional...

  • Lead DFT Engineer

    2 days ago

    Delhi, India Tech Mahindra Full time

    Open position:- Lead DFT EngineerExperience: - 7+ yearsLocation:- BangaloreNP: - Immediate to 15 daysJD: -1. Experience with DFT tools such as Synopsys DFT Compiler, Test Kompress and Xelium.2. Minimum 7+ years of experience in DFT engineering, with a focus on Scan Insertion and ATPG, ICL, SSN3. Strong knowledge of DFT techniques such as Scan Chains, ATPG,...

  • Lead DFT Engineer

    1 week ago

    Delhi, India ACL Digital Full time

    Job Title:Lead DFT EngineerExperience:7+ YearsLocation:BangaloreEmployment Type:Full-timeIndustry:Semiconductors / ASIC / SoC DesignJob Summary:We are looking for aLead DFT Engineerto drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional...

  • DFT Lead Engineer

    1 day ago

    Delhi, India Mulya Technologies Full time

    TITLE: DFT Lead Engineer LOCATION: GREATER BENGALURU AREA Company Description With a strong focus on innovation and over two decades of experience, we deliver tailored AI-powered solutions across industries and global markets. Job Description 8+yrs design experience Experience with owning chip level DFT and Post Silicon debug / analysis Understanding of...

  • DFT Lead

    4 hours ago

    Delhi, Delhi, India AMD Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...

  • DFT Leads

    2 days ago

    Delhi, India eInfochips (An Arrow Company) Full time

    DFT Lead - 7 to 15 YearsJob Location : Bangalore| Hyderabad | Noida | Ahmedabad | Chennai(NO WORK FROM HOME OR REMOTE WORK)Job Specs:• In depth knowledge of DFT concepts• In depth knowledge and hands on experience in scan insertion, ATPG, coverage analysis, Transition delay test coverage analysis• In depth knowledge and hands on experience in MBIST...

  • DFT Leads

    1 day ago

    Delhi, India eInfochips (An Arrow Company) Full time

    DFT Lead - 7 to 15 YearsJob Location : Bangalore| Hyderabad | Noida | Ahmedabad | Chennai(NO WORK FROM HOME OR REMOTE WORK)Job Specs:• In depth knowledge of DFT concepts• In depth knowledge and hands on experience in scan insertion, ATPG, coverage analysis, Transition delay test coverage analysis• In depth knowledge and hands on experience in MBIST...

  • DFT Design Engineer

    2 weeks ago

    Bengaluru, Delhi, Mumbai, NCR, India Evnek Full time ₹ 15,00,000 - ₹ 20,00,000 per year

    What youll have 12+ Years of experience in developing and implementing DFT architecture and test strategies for complex ASIC/SoC DesignsIn-Depth knowledge and hands-on experience of industry standard and proprietary DFT techniques, such as, SCAN/ATPG, Built-in-Self Test (MBIST/LBIST) Architecture , JTAG (IEEE 1149.x/1500/1687), Boundary Scan (BSCAN) and...

  • Synthesis and Static Timing Analysis

    1 week ago

    Delhi, India Eteros Technologies Full time

    Company: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...

  • Synthesis and Static Timing Analysis

    4 days ago

    Delhi, India Eteros Technologies Full time

    Company: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...