Lead DFT Engineer

3 weeks ago


New Delhi, India eInfochips (An Arrow Company) Full time

We are hiring for DFT Engineers. Experience- 5+ years Location-Bangalore, Ahmedabad, Hyderabad, NoidaEducational Qualification(s) BE/ME *Detailed Description of the Job Profile • Incumbent will be responsible for Scan insertion and validation, BIST, MBIST insertion and validation, ATPG, IP tests and Pattern Validation w/wo Timing, DFT mode timing analysis and sign off. • Be responsible for a comprehensive DFT plan and drive the implementation • Work with DFT and cross functional teams *Technical Skill [Required] - Hands on experience in various DFT aspects like Scan insertion, MBIST and JTAG, ATPG, Pattern validation at block level as well as Full-chip levelMust have experience of leading a team of 4-5members.Share resume on medha.gaur@einfochips.com


  • Lead DFT

    2 weeks ago


    New Delhi, India Angel and Genie Full time

    Role: DFT Lead Experience:10+ years Location: Bangalore Salary: Can be discussedJob Description We are looking for an energetic, passionate and process oriented DFT Leads who has extensive experience in planning, implementation and verification of DFT features for multiple SoC. Direct Responsibilities of the role, but not limited to, working on various...

  • Lead DFT

    3 weeks ago


    New Delhi, India Angel and Genie Full time

    Role: DFT LeadExperience:10+ yearsLocation: BangaloreSalary: Can be discussedJob DescriptionWe are looking for an energetic, passionate and process oriented DFT Leads who has extensive experience in planning, implementation and verification of DFT features for multiple SoC.Direct Responsibilities of the role, but not limited to,- working on various aspects...

  • DFT- Sr. Lead

    4 weeks ago


    New Delhi, India HCLTech Full time

    Design for Testability (DFT) Engineer (Senior Level - 10+ years’ experience)Job Summary: We are seeking a highly accomplished Design for Testability (DFT) Engineer to join our elite team and lead the DFT efforts for our most critical ASIC and SoC projects. This senior-level position demands a mastery of DFT methodologies and the ability to drive the...

  • DFT- Sr. Lead

    3 weeks ago


    New Delhi, India HCLTech Full time

    Design for Testability (DFT) Engineer (Senior Level - 10+ years’ experience)Job Summary:We are seeking a highly accomplished Design for Testability (DFT) Engineer to join our elite team and lead the DFT efforts for our most critical ASIC and SoC projects. This senior-level position demands a mastery of DFT methodologies and the ability to drive the...

  • Lead DFT Engineer

    3 weeks ago


    Delhi, India ACL Digital Full time

    Job Title: Lead DFT EngineerExperience: 7+ YearsLocation: BangaloreEmployment Type: Full-timeIndustry: Semiconductors / ASIC / SoC DesignJob Summary:We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with...


  • New Delhi, India ACL Digital Full time

    Job Title: Lead DFT EngineerExperience: 7+ YearsLocation: BangaloreEmployment Type: Full-timeIndustry: Semiconductors / ASIC / SoC DesignJob Summary:We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with...

  • DFT Engineers

    2 weeks ago


    New Delhi, India Cyient Semiconductors Full time

    Lead & Mid-Level DFT Engineers – Multiple OpeningsPositions: Mid-Level:4–10 years experience Lead:10+ years experienceAbout the Role: Are you ready todrive the development of Design-for-Test (DFT) strategiesfor advanced SoCs? We are looking forLead and Mid-Level DFT Engineersto contribute to and shape DFT methodologies from concept to silicon, working on...

  • DFT Lead Engineer

    3 weeks ago


    New Delhi, India 7Rays Semiconductors Full time

    Job Description- The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these. The candidate is expected to have clear understanding of BSCAN,MBIST, SCAN, ATPG and Simulation concepts. Must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation and simulations,...

  • DFT Lead Engineer

    4 weeks ago


    New Delhi, India 7Rays Semiconductors Full time

    Job Description-- The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these. - The candidate is expected to have clear understanding of BSCAN,MBIST, SCAN, ATPG and Simulation concepts. - Must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation and...

  • DFT Lead Engineer

    2 weeks ago


    New Delhi, India ACL Digital Full time

    DFT Lead :Work Location - Bangalore Experience - 7+ YearsDesired Skills and Experience –· 7+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan.· DFT logic integration and verification.· Experience in debugging low coverage and DRC fixes· Gate Level ATPG simulation with and without timing.· Pattern generation,...