Senior/Staff STA Engineer
6 days ago
Tenstorrent is looking for a skilled and detail-oriented Static Timing Analysis (STA) Engineer to help us deliver first-pass silicon success for our cutting-edge AI and RISC-V SoCs.Engineerswith a strong foundation inStatic Timing Analysis (STA)andtiming constraints .In this role, you’ll lead timing closure efforts across block and full-chip levels, working closely with physical design, RTL, and verification teams across multiple technology nodes, including 5nm and 3nm. This role is onsite, based out of Bangalore. We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.Who You Are:5+ years of hands-on experiencein STA for complex SoCs, spanning fromblock-level to full-chipanalysis and closure. Proven expertise in developing and validatingtiming constraints (SDF/SDC)for various design modes and PVT corners. Comfortable using tools likePrimeTime, Tempus , orPTPXfor timing signoff and power analysis. Strong scripting skills inTcl, Perl, or Pythonto automate timing flows and custom reporting. Ability to collaborate across RTL, PD, DFT, and synthesis teams todebug and resolve timing issuesefficiently.What We Need:Ability to define and ownSTA methodology , includingtiming constraints developmentacross different corners and modes (functional, scan, low-power, etc.). Deep experience in reviewing and maintainingSDC constraints , validating them against design intent, and ensuring completeness and correctness. Proficient in analyzing timing reports, fixing setup/hold violations, and closing timing atworst-case and best-case corners . Familiarity withCDC analysis , false/multicycle path constraints,MMMC flows , andtiming exception debugging . Experience handlingECOsfor timing and functional fixes, with strong focus on minimizing risk and turnaround time.What You Will Learn: Tackletiming closure challenges on advanced nodes(e.g.,5nm, 3nm ), with complex clocking and power architectures. Collaborate acrossglobal teamsto deliverhigh-performance, low-power siliconon aggressive schedules. Improve and refineSTA signoff flows, checklists, and timing constraint coverage metrics . Develop deep debugging insight by working on real silicon use cases, pushing forfirst-silicon success .
-
STA Engineers
6 days ago
New Delhi, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) EngineerJob SummaryThe Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
-
STA Engineer
4 days ago
New Delhi, India Sintegra Inc. Full timeJob Summary:We are seeking a skilled STA Engineer with a strong background in Test and DFT architectures. The ideal candidate will have hands-on experience evaluating and writing high-quality timing constraints (SDCs) and performing thorough timing checks across complex digital designs.Key Responsibilities:- Analyze and validate timing constraints (SDC) for...
-
Senior/Lead STA engineer
6 days ago
New Delhi, India ACL Digital Full timeWe’re Hiring: STA Engineer | 5–15 Years Experience | BangaloreCompany:ACL Digital Company Location:Bangalore Experience:5 to 15 Years Job Type:Full-TimeACL Digitalis looking forSenior Static Timing Analysis (STA) Engineerswith solid experience in timing closure of advanced SoC designs. If you’re an STA expert who thrives in fast-paced, technically...
-
STA Engineer
4 days ago
New Delhi, India Mirafra Technologies Full timeJob Description : STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs. Timing analysis, validation and debug across multiple PVT conditions using PT/Tempus. Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation. Evaluate multiple timing methodologies/tools on different designs and technology...
-
STA Engineer
2 days ago
New Delhi, India Mirafra Technologies Full timeJob Description:- STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs. - Timing analysis, validation and debug across multiple PVT conditions using PT/Tempus. - Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation. - Evaluate multiple timing methodologies/tools on different designs and...
-
Senior STA Architect
6 days ago
New Delhi, India Eximietas Design Full timeHello All,Eximietas Design Hiring STA Engineers/Leads Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.Job Description: Experience in Static Timing Analysis (STA) for ASIC designs. Experience in developing timing constraints. Experience in timing closure and...
-
STA CAD Engineer
4 days ago
New Delhi, India ACL Digital Full timeGreetings from ACL DigitalWe are looking for STA CAD Engineers.Experience Level:4+ years of STA CADJob Description: STA CAD EngineerLocation: Hyderabad and BangaloreJob Description:- Bachelor's degree in Electrical or Computer Engineering and 4+ years STA (Timing, Constrains)/CAD experience or Master's degree and 2+ years' experience - • Excellent...
-
STA Synthesis Engineer
2 weeks ago
New Delhi, India L&T Technology Services Full timeL&T Technology is looking to hire for STA Engineers.Job Location : BangaloreDetailed JD is below ::JD For STA Engineer-6+ ’ experience• Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs.• Can work closely with FE team for constraints development and constraints cleanup.• Work with...
-
Static Timing Analysis
2 weeks ago
New Delhi, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) Engineer Job Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
-
Static Timing Analysis
4 days ago
New Delhi, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) EngineerJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
