
RISC V Lead
4 weeks ago
Hi,
We have an opening for RISC V/ARM Verification engineer and Lead role with SV, UVM, Verilog.
- Should have hands on verification experience on processor based system, preferably RISC-V/ARM based verification experience.
- Understanding of RISC-V/ARM architecture
- Must have worked on multiple project on SV-UVM based methodology
- Scripting experience is an added advantage
- Strong analytical and problem solving skills
- Understanding of FPGA flow is an added advantage
Please share your resume to
Regards,
Jaya
-
Core RISC-V Verification Specialist
3 days ago
Bengaluru, Karnataka, India beBeeRiscV Full time ₹ 8,00,000 - ₹ 12,00,000Core RISC-V Verification SpecialistThe ideal candidate will be responsible for leading the verification of RISC-V processor cores, ensuring compliance with the RISC-V ISA specifications. This includes verifying that the cores and components comply with the RISC-V ISA and its extensions, as well as ensuring correct execution of instructions, exception...
-
RISC-V CPU Core Testbench Lead
4 weeks ago
Bengaluru, Karnataka, India Tenstorrent Full timeTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...
-
RISC-V CPU Core Testbench Lead
2 weeks ago
Bengaluru, Karnataka, India Tenstorrent Full timeTenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high...
-
RISC-V Cluster Verification Expert
2 days ago
Bengaluru, Karnataka, India beBeeVerification Full time ₹ 1,50,00,000 - ₹ 2,50,00,000Job SummaryWe are seeking a Verification Engineer to design, develop and evolve verification infrastructure for high-performance RISC-V CPU clusters. This role involves architecting and defining verification plans for complex hardware subsystems.
-
Risc-V design verification engineer
4 weeks ago
Bengaluru, Karnataka, India UST Full timeHi All, Key Skills : SV-UVM, RISC-V, Processor/Firmware based verification Required experience : 6 to 8 yrs Work location : Hyderabad/ Bangalore Please share your resume to Regards, Jaya
-
Risc-V design verification engineer
2 weeks ago
Bengaluru, Karnataka, India UST Full timeHi All,Key Skills : SV-UVM, RISC-V, Processor/Firmware based verificationRequired experience : 6 to 8 yrsWork location : Hyderabad/ BangalorePlease share your resume to jayalakshmi.r2@ust.comRegards,Jaya
-
RISC-V System IP Architect
2 days ago
Bengaluru, Karnataka, India beBeeVerification Full time ₹ 40,00,000 - ₹ 50,00,000System IP Design Verification Engineer OpportunityWe are seeking a skilled and innovative RISC-V system IP DV engineer to develop and evolve verification infrastructure for system IPs integrated into high-performance RISC-V CPU clusters.This is a hybrid role based out of Bangalore, and we welcome candidates at various experience levels. During the interview...
-
Design Verification
4 days ago
Bengaluru, Karnataka, India ACL Digital Full timeRISC-V Verification: Lead the verification of RISC-V processor cores, ensuring compliance with the RISC-V ISA specifications (e.g., RV32/64/128, Privileged Architecture, Custom Extensions).Testbench Development: Design, implement, and maintain reusable, scalable, and efficient testbenches using SystemVerilog, UVM (Universal Verification Methodology), and...
-
Design Verification
4 weeks ago
Bengaluru, Karnataka, India ACL Digital Full timeRISC-V Verification: Lead the verification of RISC-V processor cores, ensuring compliance with the RISC-V ISA specifications (e.g., RV32/64/128, Privileged Architecture, Custom Extensions).Testbench Development: Design, implement, and maintain reusable, scalable, and efficient testbenches using SystemVerilog, UVM (Universal Verification Methodology), and...
-
Design Verification
2 days ago
Bengaluru, Karnataka, India ACL Digital Full timeRISC-V Verification: Lead the verification of RISC-V processor cores, ensuring compliance with the RISC-V ISA specifications (e.g., RV32/64/128, Privileged Architecture, Custom Extensions).Testbench Development: Design, implement, and maintain reusable, scalable, and efficient testbenches using SystemVerilog, UVM (Universal Verification Methodology), and...