High-Speed Interface PHY IP Digital Design Engineer
2 months ago
- Responsibilities
- Front-End implementation of SERDES high speed Interface PHY designs
- RTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules.
- Work with functional verification team on test-plan development and debug.
- Develop timing constraints, deliver synthesized netlist to physical design team, and provide constraints support for PD STA.
- UPF writing, power aware equivalence checks and low power checks.
- DFT insertion and ATPG analysis for optimal SAF, TDF coverage.
- Provide support to SoC integration and chip level pre/post-silicon debug.
Skills & Experience
- MTech/BTech in EE/CS with hardware engineering experience of 8+ years.
- Experience in micro-architecture development, RTL design, front-end flows (Lint, CDC, low-power checks, etc.), synthesis/DFT/FV/STA.
- Experience with high-speed interface design and good understanding of Industry standard protocols like USB/PCIe/MIPI, etc. is desirable.
- Experience with post-silicon bring-up and debug is a plus.
- Able to work with teams across the globe and possess good communication skills.
Minimum Qualifications
- Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.
OR
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
We are 26 years old company catering to top notch companies catering to Semicon Industries, Telecom and System Software.
We are operating out of Delhi, Bengaluru and Hyderabad.
-
Bangalore Urban, India Connectpro Management Consultants Private Limited Full timeResponsibilities Front-End implementation of SERDES high speed Interface PHY designs RTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules. Work with functional verification team on test-plan development and debug. Develop timing constraints, deliver synthesized netlist to physical design team, and provide...
-
High-Speed Interface PHY IP Digital Design
1 month ago
bangalore, India ConnectPRO Full timeFront-End implementation of SERDES high speed Interface PHY designs RTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules. Work with functional verification team on test-plan development and debug. Develop timing constraints, deliver synthesized netlist to physical design team, and provide constraints...
-
High-speed interface phy ip digital design
1 month ago
Bangalore, India ConnectPRO Full timeFront-End implementation of SERDES high speed Interface PHY designs RTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules. Work with functional verification team on test-plan development and debug. Develop timing constraints, deliver synthesized netlist to physical design team, and provide...
-
ASIC Digital Design(PHY IP)
2 months ago
Bangalore, India ConnectPRO Full timeClient of Connectpro Exp-6+yrs exp To be part of a highly skilled and challenging high speed parallel # PHY such as # DDR, #LPDDR etc design team. Design and develop high speed interface PHY and its sub-block such as high speed data paths, analog calibration, training, IP initialization, low power control, test, loopback etc Responsible for various...
-
High-Speed Interface PHY IP Digital Design
1 month ago
bangalore, India ConnectPRO Full timeFront-End implementation of SERDES high speed Interface PHY designsRTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules.Work with functional verification team on test-plan development and debug.Develop timing constraints, deliver synthesized netlist to physical design team, and provide constraints...
-
bangalore, India Connectpro Management Consultants Private Limited Full timeResponsibilities Front-End implementation of SERDES high speed Interface PHY designs RTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules. Work with functional verification team on test-plan development and debug. Develop timing constraints, deliver synthesized netlist to physical design team, and provide...
-
ASIC Digital Design(PHY IP)
2 months ago
bangalore, India ConnectPRO Full timeClient of ConnectproExp-6+yrs expTo be part of a highly skilled and challenging high speed parallel #PHY such as #DDR, #LPDDR etc design team.Design and develop high speed interface PHY and its sub-block such as high speed data paths, analog calibration, training, IP initialization, low power control, test, loopback etcResponsible for various aspects of...
-
ASIC Digital Design(PHY IP)
1 month ago
bangalore, India ConnectPRO Full timeClient of Connectpro Exp-6+yrs exp To be part of a highly skilled and challenging high speed parallel #PHY such as #DDR, #LPDDR etc design team. Design and develop high speed interface PHY and its sub-block such as high speed data paths, analog calibration, training, IP initialization, low power control, test, loopback etc Responsible for various aspects...
-
bangalore, India Connectpro Management Consultants Private Limited Full timeResponsibilitiesFront-End implementation of SERDES high speed Interface PHY designsRTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules.Work with functional verification team on test-plan development and debug.Develop timing constraints, deliver synthesized netlist to physical design team, and provide...
-
High-Speed Interface PHY IP Digital Design Engineer
2 months ago
bangalore, India Connectpro Management Consultants Private Limited Full timeResponsibilitiesFront-End implementation of SERDES high speed Interface PHY designsRTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules.Work with functional verification team on test-plan development and debug.Develop timing constraints, deliver synthesized netlist to physical design team, and provide...
-
Bangalore, India Connectpro Management Consultants Private Limited Full timeResponsibilities Front-End implementation of SERDES high speed Interface PHY designs RTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules. Work with functional verification team on test-plan development and debug. Develop timing constraints, deliver synthesized netlist to physical design team, and...
-
Bangalore, India Connectpro Management Consultants Private Limited Full timeResponsibilities Front-End implementation of SERDES high speed Interface PHY designs RTL development and its validation for linting, clock-domain crossing, conformal low power and DFT rules. Work with functional verification team on test-plan development and debug. Develop timing constraints, deliver synthesized netlist to physical design team, and...
-
Senior memory phy architect
2 months ago
Bangalore, India Mulya Technologies Full timeSenior Memory PHY architect Location: Bangalore We enable tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking,...
-
Design Engineer
2 months ago
Bangalore, India Ms Angel and Genie (Talent Search Company) Full timeOur Client is MNC, selected candidates will be on the roles of client, they looking for RTL Design Engineer, RTL Design/Lead Engineer Job Description Job Summary: We are looking for talented RTL Engineers and Leads with expertise in High-speed IPs and CPUs. The ideal candidate will have over 4 years and above experience in uArch design, RTL coding,...
-
Design Engineer
1 month ago
bangalore, India Ms Angel and Genie (Talent Search Company) Full timeOur Client is MNC, selected candidates will be on the roles of client, they looking for RTL Design Engineer,RTL Design/Lead EngineerJob Description Job Summary:We are looking for talented RTL Engineers and Leads with expertise in High-speed IPs and CPUs. The ideal candidate will have over 4 years and above experience in uArch design, RTL coding, quality...
-
Design Engineer
1 month ago
bangalore, India Ms Angel and Genie (Talent Search Company) Full timeOur Client is MNC, selected candidates will be on the roles of client, they looking for RTL Design Engineer,RTL Design/Lead EngineerJob Description Job Summary:We are looking for talented RTL Engineers and Leads with expertise in High-speed IPs and CPUs. The ideal candidate will have over 4 years and above experience in uArch design, RTL coding, quality...
-
Analog Design Manager
3 months ago
Bangalore Urban, India Synopsys Inc Full timeJob Description:We are looking for a sound technical manager to help manage a group of mixed-signal engineers to undertake existing and some next generation DDR/HBM/UCIe PHY IP development. You should have expertise in source-synchronous systems, experience with several designs under their belt who has interests in area of high-speed, DDR/HBM/UCIe memory...
-
Design Engineer
3 months ago
bangalore, India Ms Angel and Genie (Talent Search Company) Full timeOur Client is MNC, selected candidates will be on the roles of client, they looking for RTL Design Engineer, RTL Design/Lead Engineer Job Description Job Summary: We are looking for talented RTL Engineers and Leads with expertise in High-speed IPs and CPUs. The ideal candidate will have over 4 years and above experience in uArch design, RTL coding,...
-
Design Engineer
3 months ago
bangalore, India Ms Angel and Genie (Talent Search Company) Full timeOur Client is MNC, selected candidates will be on the roles of client, they looking for RTL Design Engineer, RTL Design/Lead Engineer Job Description Job Summary: We are looking for talented RTL Engineers and Leads with expertise in High-speed IPs and CPUs. The ideal candidate will have over 4 years and above experience in uArch design, RTL coding, quality...
-
Design Engineer
2 months ago
bangalore, India Ms Angel and Genie (Talent Search Company) Full timeOur Client is MNC, selected candidates will be on the roles of client, they looking for RTL Design Engineer, RTL Design/Lead Engineer Job Description Job Summary: We are looking for talented RTL Engineers and Leads with expertise in High-speed IPs and CPUs. The ideal candidate will have over 4 years and above experience in uArch design, RTL coding,...