Digital Design Verification Lead
4 weeks ago
Digital DV Lead
Come join Analog Devices (ADI) – a place where Innovation meets Impact. For more than 55 years, Analog Devices has been inventing new breakthrough technologies that transform lives. At ADI you will work alongside the brightest minds to collaborate on solving complex problems that matter from autonomous vehicles, drones and factories to augmented reality and remote healthcare.
ADI fosters a culture that focuses on employees through beneficial programs, aligned goals, continuous learning opportunities, and practices that create a more sustainable future.
ADI At A Glance
Analog Devices operates at the center of the modern digital economy, converting real-world phenomena into actionable insight with its comprehensive suite of analog and mixed signal, power management, radio frequency (RF), and digital and sensor technologies. ADI serves 125,000 customers worldwide with more than 75,000 products in the industrial, communications, automotive, and consumer markets. ADI is headquartered in Wilmington, MA. Visit .
Description:
The Central Digital IP team within Analog Devices Inc. is responsible for developing, curating, and providing reusable strategic IPs to Business Units to accelerate product development across the company. The team is looking for an experienced Digital Design Verification Lead who will be responsible for providing technical leadership to the DV team, while managing IP development and delivery.
The ideal candidate would be someone with strong technical background combined with management acumen and demonstrable ability to handle ambiguity while still finding creative ways to make things happen.
A key focus area for this position includes interacting and engaging with internal customers to communicate, identify, improve, and maintain developed IP, as well as scout for 3rd party IPs and evaluate them on a regular basis for future requirements.
Job Responsibilities:
Verification of complex designs such as accelerators/ datapath IP, processor core subsystems, complex interfaces/ protocols such as DDR/ Ethernet/ USB etc using leading edge methodologies like UVM & Formal DV Create verification strategies and influence the decisions on methodologies to be adopted for the verification at block and sub-system level Architect the testbench and develop the verification environment in UVM and Formal based verification approaches Define testplan, tests and verification methodology for block / sub-system level verification. Work with design team in generating test-plans and closure of code and functional coverage. Integrate the block testbench at sub-system level UVM environment and verify integration. Interact with analog co-sim and firmware team in enabling toplevel chip verification aspects Package verification environment for Digital IP for seamless integration into verification flow at different stages of execution Technically mentor and lead a team of verification engineers Conduct detail-oriented DV reviews and drive adherence to quality metrics Evaluate 3rd party IPs on key qualitative aspects such as design quality, robustness of Design Verification (DV) practice, ease of DV environment integration and make recommendations. Establish evaluation flows for home-grown & 3rd party IPs for consistent benchmarking of DV evaluation Build deep expertise on complex interfaces , peripherals & protocols such as DDR, Ethernet, eMMC/ SD, MIPI, Display Port, HDMI, PCIe, high speed D2D Support post-silicon verification/ validation activities of the products working with design, product evaluation and applications engineering team Drive efforts towards development of Design Management and IP Centric infrastructure and flows across different tools such as Methodics / Perforce / Github / IP catalog creation etc Establish evaluation flows for home-grown & 3rd party IPs for consistent benchmarking of evaluation Manage & streamline efforts towards consolidation/ curation of digital IP blocks , such as standard peripherals, processor cores & collaterals, high speed protocol & interface IP Strive to remove complexity and ambiguity within the teams and their processes. Ability to distil and provide clear and actionable recommendations to the teamPosition Requirements:
Minimum B.E./ B.Tech/ M.Tech degree in Electrical/Electronics/Computer science 10+ years of experience in design verification with UVM and constrained random, coverage based verification approaches Strong understanding of DV concepts with an eye on developing scalable DV environment architecture that realizes first pass DV success Experience with translating Design Verification (DV) requirements such as test plans into a robust DV environment and generate coverage metrics for demonstrating DV convergence In-depth knowledge of Assertion based formal verification Adaptability to learn end application/systems and map into smart verification test plans Excellent debugging and analytical skills Good interpersonal, teamwork and communication skills to logically & effectively drive discussions with teams spread geographically Understanding of standard on-chip interfaces such as APB/AHB/AXI/ Stream protocols is a strong plus Knowledge of Processor/SoC architecture and/or DSP fundamentals is a strong plus Experience with ASIC/ SoC product DV & productization is very desirable Proven experience in managing/ handling large complex hardware projects in lead role Serve as the focal point for communications. Compile regular status updates for all stakeholders and effectively escalate critical issues and risks as necessary Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days-
Digital Design Verification Lead
2 days ago
Bengaluru, India Analog Devices Full timeDigital DV LeadCome join Analog Devices (ADI) – a place where Innovation meets Impact. For more than 55 years, Analog Devices has been inventing new breakthrough technologies that transform lives. At ADI you will work alongside the brightest minds to collaborate on solving complex problems that matter from autonomous vehicles, drones and factories to...
-
Lead Verification Design Engineer
2 days ago
Bengaluru, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.4+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test...
-
Lead Verification Design Engineer
1 week ago
Bengaluru, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 4+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment...
-
Sr Design Verification Engineering Manager
4 weeks ago
Bengaluru, India Cadence Design Systems Full timeJob Description:Roles & Responsibilities:Exp- 12 - 16 yrsThe role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers.The role requires the ability to work with the existing functional...
-
Digital Design Verification Engineer
2 days ago
Bengaluru, India Analog Devices Full timeDigital Design Verification EngineerJob Responsibilities:Verification of complex designs such as accelerators/ datapath IP, processor core subsystems, complex interfaces/ protocols such as DDR/ Ethernet/ USBetc using leading edge methodologies likeUVM&Formal DVArchitect the testbench and develop the verification environmentin UVM and Formal based...
-
Bengaluru, India Eximietas Design Full timeAbout Us: Eximietas Design is a leading technology firm specializing in [VLSI/Cloud Computing/Cyber Security/AI/ML] solutions. With a commitment to innovation and excellence, we empower businesses to thrive in the dynamic digital landscape. Our success is fueled by the expertise of our engineering leadership team, drawn from industry giants such as Google,...
-
Bengaluru, India Eximietas Design Full timeAbout Us: Eximietas Design is a leading technology firm specializing in (VLSI/Cloud Computing/Cyber Security/AI/ML) solutions. With a commitment to innovation and excellence, we empower businesses to thrive in the dynamic digital landscape. Our success is fueled by the expertise of our engineering leadership team, drawn from industry giants such as Google,...
-
Bengaluru, India Eximietas Design Full timeAbout Us: Eximietas Design is a leading technology firm specializing in [VLSI/Cloud Computing/Cyber Security/AI/ML] solutions. With a commitment to innovation and excellence, we empower businesses to thrive in the dynamic digital landscape. Our success is fueled by the expertise of our engineering leadership team, drawn from industry giants such as Google,...
-
Sr Design Verification Engineering Manager
3 weeks ago
Bengaluru, India Cadence Design Systems Full timeJob Description:Roles & Responsibilities:Exp- 12 - 16 yrs- The role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers.- The role requires the ability to work with the existing...
-
Digital Design Verification Engineer
1 week ago
Bengaluru, India Analog Devices Full timeDigital Design Verification Engineer Job Responsibilities: Verification of complex designs such as accelerators/ datapath IP, processor core subsystems, complex interfaces/ protocols such as DDR/ Ethernet/ USB etc using leading edge methodologies like UVM & Formal DV Architect the testbench and develop the verification environment in UVM...
-
Sr Design Verification Engineering Manager
4 weeks ago
Bengaluru, India Cadence Design Systems Full timeJob Description: Roles & Responsibilities: Exp- 12 - 16 yrs The role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers. The role requires the ability to work with the existing...
-
Sr Design Verification Engineering Manager
4 weeks ago
Bengaluru, India Cadence Design Systems Full timeJob Description:Roles & Responsibilities:Exp- 12 - 16 yrs The role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers.The role requires the ability to work with the existing functional...
-
Sr Design Verification Engineering Manager
1 month ago
Bengaluru, India Cadence Design Systems Full timeJob Description:Roles & Responsibilities:Exp- 12 - 16 yrs The role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers.The role requires the ability to work with the existing functional...
-
Design Verification Engineer
4 weeks ago
Bengaluru, India ACL Digital Full timeJob Location: Bangalore/Hyderabad.Exp.-4+yrsNotice Period less than 30days.System Verilog based UVM Functional verification, System C/C++ based functional verification. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip (NOC) protocol. Experience in...
-
Design Verification Engineer
2 weeks ago
Bengaluru, India ACL Digital Full timeJob Location: Bangalore/Hyderabad.Exp.-4+yrsNotice Period less than 30days.- System Verilog based UVM Functional verification, System C/C++ based functional verification. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip (NOC) protocol. Experience in...
-
Design Verification-dv
6 days ago
Bengaluru, India Aforce solutions Full time**Role: Design Verification-DV** **Location: Bangalore** - **Responsibilities**: - Preparation of digital design test plan from requirements using Cadence-vManager / vPlanner - Definition and creation of UVM-SV test environment, test plans, tests, and functional coverage - Verification of signal processing and control algorithms using Cadence and MathWorks...
-
Principal Design Verification Engineer
2 days ago
Bengaluru, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.6+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test...
-
Design Verification Engineer
4 weeks ago
Bengaluru, India ACL Digital Full timeJob Location: Bangalore/Hyderabad.Exp.-4+yrsNotice Period less than 30days.System Verilog based UVM Functional verification, System C/C++ based functional verification. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip (NOC) protocol. Experience in...
-
Design Verification Engineer
4 weeks ago
Bengaluru, India ACL Digital Full timeJob Location: Bangalore/Hyderabad. Exp.-4+yrs Notice Period less than 30days. System Verilog based UVM Functional verification, System C/C++ based functional verification. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip (NOC) protocol. Experience in...
-
Design Verification Engineer
4 weeks ago
Bengaluru, India ACL Digital Full timeJob Location: Bangalore/Hyderabad.Exp.-4+yrsNotice Period less than 30days.System Verilog based UVM Functional verification, System C/C++ based functional verification. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip (NOC) protocol. Experience in...
