Physical Design Engineer
5 months ago
Overview
There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.
Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.
Responsibilities & Skills
Role specifics:
This is a full-time individual contributor position located in Pune, India. The role will focus on FPGA projects concentrated in Pune and similar time zones. The qualified candidate will be implementing RTL to GDSII flow for complex ASIC design. The qualified candidate will be expert in one or more aspects of physical design including place & route, CTS, routing, floorplanning, powerplanning. The qualified candidate is expected to have experience in physical design signoff checks, including timing closure, EM/RV and physical verification (DRC, LVS). The qualified candidate is expected to have some scripting knowledge or perl /python etc to improve design efficiency and methodology development. Collaborate with RTL, DFT , verification and full chip teams to ensure robust design implementation. The successful candidate will be open and willing to both (a) teach best-known-methods to an existing FPGA team and (b) learn from the team about the complications of highly programmable FPGA fabrics. This role carries the need to be both a strong educator and a open-minded student.Accountabilities:
Serve as a key contributor to FPGA design efforts. Drive physical design closure of key ASIC blocks & full chip and bring best-in-class methodologies to achieve best power , performance, and area. Ensuring design quality through all physical design quality checks and signoff. Develop strong relationships with worldwide teams. Mentor and develop strong partners and colleagues. Occasional travel as needed.Qualifications:
BS/MS/PhD Electronics Engineering , Electrical Engineering, Computer Science or equivalent. 5+ years of experience in driving physical design activities of ASIC blocks and full chip. Experience on working with industry standard physical design tools including Innovus, Genus, Tempus, voltus, calibre, conformal etc. Independent worker with demonstrated problem-solving abilities. Proven ability to work with multiple groups across different sites and time zones.-
Principal design engineer(physical design)
4 weeks ago
Pune, India Cadence Design Systems Full timePosition Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. · The candidate will have the opportunity to work on many varieties of...
-
Principal Design Engineer(Physical Design)
6 months ago
Pune, India Cadence Design Systems Full timePosition Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...
-
Principal design engineer(physical design)
4 weeks ago
Pune, India Cadence Design Systems Full timePosition Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...
-
Principal Design Engineer(Physical Design)
4 weeks ago
pune, India Cadence Design Systems Full timePosition Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...
-
Principal Design Engineer(Physical Design)
6 months ago
pune, India Cadence Design Systems Full timePosition Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...
-
Principal Design Engineer(Physical Design)
3 months ago
pune, India Cadence Design Systems Full timePosition Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of...
-
Principal Design Engineer(Physical Design)
6 months ago
Pune, India Cadence Design Systems Full timePosition Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of...
-
Principal Design Engineer(Physical Design)
6 months ago
Pune, India Cadence Design Systems Full timePosition Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. · The candidate will have the opportunity to work on many varieties of...
-
Principal Design Engineer(Physical Design)
6 months ago
Pune, India Cadence Design Systems Full timePosition Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of...
-
Senior Physical Design Lead
3 weeks ago
Pune, Maharashtra, India Cadence Design Systems, Inc. Full timeCadence Design Systems, Inc.Estimated Salary: $150,000 - $200,000 per yearAbout UsWe are a leading technology company that provides electronic design automation (EDA) software and services to help our customers create complex integrated circuits.Job DescriptionWe are seeking an experienced Senior Physical Design Lead to join our team. As a key member of our...
-
pune, India Cadence Design Systems Full timePosition Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...
-
pune, India Cadence Design Systems Full timePosition Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. · The candidate will have the opportunity to work on many varieties of...
-
Senior ASIC Physical Design Engineer
2 weeks ago
Pune, Maharashtra, India Lattice Semiconductor Full timeJob SummaryWe are seeking a highly skilled Senior ASIC Physical Design Engineer to join our team at Lattice Semiconductor in Pune, India. The successful candidate will be responsible for driving physical design closure of key ASIC blocks and full chip, developing best-in-class methodologies to achieve best power, performance, and area.The ideal candidate...
-
Design Engineer
3 months ago
pune, India Cadence Design Systems Full timePosition Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. · The candidate will have the opportunity to work on many varieties of...
-
Principal Physical Design
6 months ago
Pune, India Ampere Full timeDescription The Role We are looking for an experienced Physical Design / CAD Engineer, Principal level, to join our small but growing Processor Design group, advancing the art of high performance implementation and physical design. Ideal candidates will develop and maintain physical design flows for high performance designs. What You'll Do: ...
-
Principal Design Engineer
6 months ago
Pune, India Cadence Design Systems, Inc. Full timeDescription Exp- 8- 12 Yrs Education: BE/ B Tech/ ME/ M Tech / MS B.Tech/BE/ME/Mtech with hands-on experience physical design , timing closure and physical verification. Exp with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues. Solid knowledge on physical design flow, Timing...
-
Chief Physics AI Engineer
2 weeks ago
Pune, Maharashtra, India Ansys Full timeSenior R&D Engineer RoleThe Senior R&D Engineer is responsible for developing software products and supporting systems. As part of the Office of CTO, this role involves research using deep learning techniques such as state-of-the-art vision transformer models and implementing them on local ML infrastructure to build scalable foundation models for physics.Key...
-
Physics Faculty
3 days ago
Pune, Maharashtra, India Shrenzo Careers Pvt Ltd Full time**Designation : Physics Faculty** **Job description** - Looking for PHYSICS FACULTY to join our dynamic team and embark on a rewarding career journey - As a Physics Faculty member, you will play a vital role in delivering high-quality education in the field of physics - Your responsibilities will include teaching, curriculum development, research, and...
-
Principal Design Engineer
5 months ago
Pune, India Lattice Semiconductor Full timeOverview There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
-
Lead Design Engineer
3 days ago
Pune, Maharashtra, India Design Consultants Architect Full timeJob OverviewWe are seeking a highly skilled Lead Design Engineer to join our team at Design Consultants Architect.
