Senior Engineer, Physical Verification

6 months ago


Hyderabad, India Micron Full time

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

JR50860 Senior Engineer, Physical Verification

Required Experience :

5+ Years of relevant experience in the fields of IC design flow or PDK development for Memory/Mixed-Signal Design and Layout. Experience with LVS, DRC rule deck coding using Calibre SVRF. Experience in automation of IC design flows using Perl, Python, Bash, C-Shell coding. Familiarity with semiconductor electrical fundamentals and device physics. Capable of working in a cross functional and multi-site team environment spanning multiple time zones.

Additional desired Skills :

Experience in maintaining intranet portals such as confluence and SharePoint. Experience in SKILL coding. Knowledge of spice simulators such as HSPICE and Finesim. Hands on experience with schematic entry, netlist extraction, and post layout verification. Understanding of front/back end analog and mixed signal design flows and methodologies, problem solving skill.

Responsibilities will include, but are not limited to:

Code and maintain scribe design specific Calibre DRC/LVS rule decks. Implement automation scripts in Calibre SVRF, Perl, Python, Bash and C-shell. Develop and maintain automation solutions for scribe design specific Calibre DRC/LVS. Collaborate with Process Integration, CAD and PDK teams to mitigate physical verification rule deck issues. Advance and maintain test cases for evaluating PDK updates in IC design flow. Architect and coordinate development of validation methodologies for scribe design specific rule decks. Incorporate Data science and Machine learning to develop advanced verification solutions. Contributing to the development of new product opportunities by assisting with the overall design, layout, and optimization of Memory/Logic/Analog circuits. Parasitic modeling and assisting in design validation, reticle experiments and required tape-out revisions. Overseeing and managing the layout process including floor-planning, placement, and routing. Performing verification processes with modeling and simulation using industry standard simulators. Contributing to cross group communication to work towards standardization and group success. Working with Marketing, Probe, Assembly, Test, Process Integration, and Product Engineering groups to ensure accurate manufacturability of product. Proactively solicit guidance from Standards, CAD, modeling, and verification groups to improve the design quality. Driving innovation into the future Memory generations within a dynamic work environment

  • Hyderabad, Telangana, India Silicon Labs Full time

    Company Overview:Silicon Labs is a leader in secure, intelligent wireless technology for a more connected world.We are committed to providing our customers with innovative solutions that transform industries, grow economies, and improve lives.About the Role:The CAD Physical Verification (PV) team at Silicon Labs is responsible for developing and supporting...


  • Hyderabad, Telangana, India Silicon Labs Full time

    At Silicon Labs, we are seeking a highly skilled Senior Physical Verification Engineer to join our central CAD group. The successful candidate will be responsible for developing and supporting various physical verification rule decks, collaborating with cross-functional teams, and driving impact analysis meetings. Key responsibilities include developing rule...

  • Senior CAD Engineer

    2 weeks ago


    Hyderabad, Telangana, India Cadence Design Systems, Inc. Full time

    About the RoleWe are seeking a highly skilled Senior CAD Engineer to join our team as a Physical Verification Specialist. In this role, you will be responsible for developing and integrating foundry rule decks and technology files to support PDKs. You will also be involved in PDK QA, verification, and release methodology.Key ResponsibilitiesDevelop and...


  • Hyderabad, Telangana, India Cyient Full time

    Job Title: Senior Principal Engineer - Physical DesignJob DescriptionWe are seeking a seasoned Senior Principal Engineer - Physical Design to join our team at Cyient. The ideal candidate will have in-depth knowledge and hands-on experience in Netlist2GDSII implementation, including floor planning, power grid design, placement, CTS, routing, STA, power...


  • Hyderabad, India Micron Full time

    Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. JR45177 Senior/Staff Engineer CAD Physical...

  • CAD Engineer

    2 weeks ago


    Hyderabad, Telangana, India Silicon Labs Full time

    About Silicon LabsWe are a leader in secure, intelligent wireless technology for a more connected world.Job OverviewAs part of our central CAD group, the CAD Physical Verification (PV) team is responsible for developing and supporting various PV decks like DRC, antenna, dummy fill, LVS, and extraction.ResponsibilitiesDevelop and own PV QA flow to validate...


  • Hyderabad, India Cyient Full time

    Title: Engineer/ Lead - Physical Design location: Bangalore / Hyderabad Exp : 6 to 20 yrs. Job Description In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on...


  • Hyderabad, India Cyient Full time

    Title: Engineer/ Lead - Physical Design location: Bangalore / Hyderabad Exp : 6 to 20 yrs. Job Description In-depth knowledge and hands-on experience on Netlist2 GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on...


  • hyderabad, India Cyient Full time

    Title: Engineer/ Lead - Physical Designlocation: Bangalore / HyderabadExp : 6 to 20 yrs.Job DescriptionIn-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on Physical Design...


  • hyderabad, India Cyient Full time

    Physical Design Lead / Sr.Staff Engineer Skills required: - Job Title: Physical Design Lead (6 to 15 years ) Job Descriptio n : In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have...


  • hyderabad, India Cyient Full time

    Physical Design Lead / Sr.Staff Engineer Skills required: Job Title: Physical Design Lead (6 to 15 years ) Job Descriptio n : In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have...


  • Hyderabad, India Cyient Full time

    Physical Design Lead / Sr.Staff Engineer Skills required: Job Title: Physical Design Lead (6 to 15 years ) Job Descriptio n : In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have...


  • Hyderabad, Telangana, India Askexim Services (P) Limited Full time

    Job SummaryWe are seeking a highly skilled Physical Design Engineer to join our team at Askexim Services (P) Limited. As a Physical Design Engineer, you will be responsible for contributing to all phases of physical design of high-performance designs from RTL to delivery of our final GDSII.Key ResponsibilitiesGenerating block/chip level static timing...


  • Hyderabad, India Cyient Full time

    Title: Engineer/ Lead - Physical Designlocation: Bangalore / HyderabadExp : 6 to 20 yrs.Job DescriptionIn-depth knowledge and hands-on experience onNetlist2GDSIIImplementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing,STA,Power Integrity Analysis,Physical Verification,Chip finishing. Should have experience on Physical Design...


  • Hyderabad, India Cyient Full time

    Physical Design Lead / Sr. Staff Engineer Skills required: Job Title: Physical Design Lead (6 to 15 years ) Job Descriptio n : In-depth knowledge and hands-on experience on Netlist2 GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have...


  • hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida ,Chennai and Ahmedabad Experience Required: 4+ ROLE & RESPONSIBILITIES - Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing...


  • hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIES- Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...


  • Hyderabad, India EInfochips Full time

    Job Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida , Chennai and Ahmedabad Experience Required: 4+ ROLE & RESPONSIBILITIES Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing...


  • hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida ,Chennai and Ahmedabad Experience Required: 4+ ROLE & RESPONSIBILITIES Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...


  • hyderabad, India Cyient Full time

    Title: Engineer/ Lead - Physical Design location: Bangalore / Hyderabad Exp : 6 to 20 yrs. Job Description In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on Physical...