Senior physical design engineer

2 months ago


Hyderabad, India Cyient Full time

Physical Design Lead / Sr.

Staff Engineer Skills required: Job Title: Physical Design Lead (6 to 15 years ) Job Descriptio n : In-depth knowledge and hands-on experience on Netlist2 GDSII Implementation i.e.

Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing.

Should have experience on Physical Design Methodologies and sub-micron technology of 16nm and lower technology nod es.

Must have hands-on experience on Pn R Suite from Cadence & Synopsys (Innovus & ICC2)Experience in Static Timing Analysis (Prime Time - SI), EM/IR-Drop analysis (PT-PX, Redhawk), Physical Verification (Cal ibre)Understanding the practical application of methodologies and Physical Design Tools, Flow Automation, and Improve ments Experience in SOC integration, Low Power and High-Speed Design and Advanced Physical Verification Techn iques Excellent Customer interaction, Communication, Teamwork skills and managing a team o f 10+Should have experience in handling 5 M instance count, 1.5 GHz frequency de signs Should have experience on programming in Tcl/Tk/Perl to automate design process and improve effic iency



  • hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida ,Chennai and Ahmedabad Experience Required: 4+ ROLE & RESPONSIBILITIES - Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing...


  • hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIES- Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...


  • Hyderabad, India EInfochips Full time

    Job Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida , Chennai and Ahmedabad Experience Required: 4+ ROLE & RESPONSIBILITIES Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing...


  • hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida ,Chennai and Ahmedabad Experience Required: 4+ ROLE & RESPONSIBILITIES Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...


  • hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIES- Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...


  • Hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...


  • hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...


  • Hyderabad, India EInfochips Full time

    Job Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida , Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIES- Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...


  • hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...


  • Hyderabad, Telangana, India Cyient Full time

    Job Title: Senior Principal Engineer - Physical DesignJob DescriptionWe are seeking a seasoned Senior Principal Engineer - Physical Design to join our team at Cyient. The ideal candidate will have in-depth knowledge and hands-on experience in Netlist2GDSII implementation, including floor planning, power grid design, placement, CTS, routing, STA, power...


  • Hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida ,Chennai and Ahmedabad Experience Required: 4+ ROLE & RESPONSIBILITIES Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...


  • Hyderabad, India eInfochips (An Arrow Company) Full time

    Job Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...


  • Hyderabad, India Jones RecruitZo Full time

    Job Title: Senior ASIC Design Engineer (Physical Design & Timing Optimization) Location: WFO / Hyderabad) Experience: 5-8 Years Notice Period: 30- 45 days Job Description: We are looking for a skilled Senior ASIC Design Engineer with expertise in Physical Design and Timing Optimization . The ideal candidate will have hands-on experience with...


  • Hyderabad, India Jones RecruitZo Full time

    Job Title: Senior ASIC Design Engineer (Physical Design & Timing Optimization)Location: WFO / Hyderabad]Experience: 5-8 YearsNotice Period: 30- 45 daysJob Description:We are looking for a skilled Senior ASIC Design Engineer with expertise in Physical Design and Timing Optimization. The ideal candidate will have hands-on experience with Hierarchical and...


  • Hyderabad, India Jones RecruitZo Full time

    Job Title: Senior ASIC Design Engineer (Physical Design & Timing Optimization) Location: WFO / Hyderabad) Experience: 5-8 Years Notice Period: 30- 45 days Job Description: We are looking for a skilled Senior ASIC Design Engineer with expertise in Physical Design and Timing Optimization . The ideal candidate will have hands-on...


  • Hyderabad, Telangana, India Askexim Services (P) Limited Full time

    Job SummaryWe are seeking a highly skilled Physical Design Engineer to join our team at Askexim Services (P) Limited. As a Physical Design Engineer, you will be responsible for contributing to all phases of physical design of high-performance designs from RTL to delivery of our final GDSII.Key ResponsibilitiesGenerating block/chip level static timing...

  • Senior CAD Engineer

    2 weeks ago


    Hyderabad, Telangana, India Cadence Design Systems, Inc. Full time

    About the RoleWe are seeking a highly skilled Senior CAD Engineer to join our team as a Physical Verification Specialist. In this role, you will be responsible for developing and integrating foundry rule decks and technology files to support PDKs. You will also be involved in PDK QA, verification, and release methodology.Key ResponsibilitiesDevelop and...


  • Hyderabad, India Cyient Full time

    Title: Engineer/ Lead - Physical Design location: Bangalore / Hyderabad Exp : 6 to 20 yrs. Job Description In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on...


  • Hyderabad, India Cyient Full time

    Title: Engineer/ Lead - Physical Design location: Bangalore / Hyderabad Exp : 6 to 20 yrs. Job Description In-depth knowledge and hands-on experience on Netlist2 GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on...


  • hyderabad, India Cyient Full time

    Title: Engineer/ Lead - Physical Designlocation: Bangalore / HyderabadExp : 6 to 20 yrs.Job DescriptionIn-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Power Grid Design, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification, Chip finishing. Should have experience on Physical Design...