Memory Layout Engineer

1 day ago


Bengaluru, Karnataka, India ACL Digital Full time ₹ 6,00,000 - ₹ 18,00,000 per year

Job Title:
Memory Layout Engineer

Experience:
3+yrs

Location:
Bangalore

Job Type:
Full-time

Industry:
Semiconductors / VLSI / Memory Design

Job Summary:

We are looking for a
Memory Layout Engineer
with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be responsible for delivering high-quality, DRC/LVS-clean layouts optimized for performance, area, and power.

Key Responsibilities:

  • Design full-custom layouts for memory components like SRAM, ROM, CAM, Register Files, or sense amplifiers.
  • Work closely with circuit designers to understand schematics and translate them into optimized layouts.
  • Floorplanning, transistor-level placement, routing, and matching to meet electrical and physical design constraints.
  • Run physical verification (DRC, LVS, ERC, antenna checks) using industry-standard tools.
  • Perform parasitic extraction (PEX) and assist in post-layout simulation.
  • Ensure layouts meet design rules for process technologies (e.g., 5nm, 7nm, 16nm, 28nm).
  • Implement design automation using SKILL, Python, or Tcl where applicable.
  • Work with cross-functional teams (circuit, verification, CAD) to meet project milestones.

Required Skills and Experience:

  • B.E/B.Tech or M.E/M.Tech in Electronics or Electrical Engineering.
  • 3 years of hands-on experience in custom layout design, preferably in memory design.
  • Strong understanding of CMOS layout techniques, matching, shielding, and electromigration.
  • Experience with:
  • Tools:
    Cadence Virtuoso, Calibre DRC/LVS, StarRC, ICC, QRC
  • Technologies:
    Advanced FinFET and planar nodes (28nm and below)
  • Deep understanding of design rules (DRC), LVS, and physical verification sign-off flows.
  • Excellent attention to detail, layout quality, and debugging skills.

Preferred Qualifications:

  • Experience in compiler-based memory generation or memory compilers.
  • Exposure to high-speed or low-power memory layout optimization techniques.
  • Experience working with foundry design kits (PDKs) and tape-out processes.
  • Scripting experience in SKILL or Python for layout automation and checks.

Why Join Us?

  • Work on next-generation memory designs for AI, mobile, and high-performance computing chips.
  • Be part of a highly skilled layout team with access to leading-edge nodes and tools.
  • Competitive salary, performance bonuses, and long-term growth opportunities.

Interested can share Cv to



  • Bengaluru, Karnataka, India Univision Technology Consulting Private Limited. Full time

    Job Summary :We are seeking a skilled Memory Layout Engineer to join our engineering team. The ideal candidate will be responsible for designing, implementing, and optimizing the memory layout of complex hardware systems, including SoCs (System on Chips), embedded devices, and high-performance computing platforms. This role requires a deep understanding of...


  • Bengaluru, Karnataka, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role)Responsibilities:As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in Electronic...


  • Bengaluru, Karnataka, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role) Responsibilities: As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA. Required Skills and Experience : We Prefer graduate or postgraduate from a University or Engineering...


  • Bengaluru, Karnataka, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role) Responsibilities: As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA. Required Skills and Experience : We Prefer graduate or postgraduate from a University or Engineering...


  • Bengaluru, Karnataka, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role)Responsibilities:As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in Electronic...


  • Bengaluru, Karnataka, India ACL Digital Full time

    Job Title: Memory Layout Engineer Experience: 3+yrs Location: Bangalore Job Type: Full-time Industry: Semiconductors / VLSI / Memory Design Job Summary: We are looking for a Memory Layout Engineer with strong expertise in physical layout design of memory components such as SRAM, ROM, Register Files, or custom memory IPs. The candidate will be...


  • Bengaluru, Karnataka, India Univision Technology Consulting Pvt. Ltd. Full time

    Exciting Opportunities in Univision Technology Pvt Ltd Designation: Memory Layout Engineer Location: Bangalore Notice Period: Immediate to 30Days We are looking for Memory layout profiles between 4-8 years of experience for one of our key customers Interested candidate share your updated resume to


  • Bengaluru, Karnataka, India Univision Technology Consulting Pvt. Ltd. Full time

    Exciting Opportunities in Univision Technology Pvt LtdDesignation: Memory Layout EngineerLocation: BangaloreNotice Period: Immediate to 30DaysWe are looking for Memory layout profiles between 4-8 years of experience for one of our key customersInterested candidate share your updated resume to gunashree.k@univisiontechnocon.com


  • Bengaluru, Karnataka, India Nivansys Technologies Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Job Description for Memory Layout Location: Bangalore Experience 3yrs-10 Yrs - Memory leaf cell layout development - Migration of layout from one tech node to another - Block and top level integration - Quality and timely delivery - EM-IR, area intensive layouts, Quality checks (QC) - Understanding of design rules for 90nm and below - Understanding...


  • Bengaluru, Karnataka, India ACL Digital Full time

    ACL Digital is looking for smart and enterprising Memory Layout Engineers to come join us and get an opportunity to do some cutting edge work and also work in a great environment where work is Always Fun and Exciting.Experience: 4 to 5 Years Skills : Having lower node Finfet experience.(10nm & less)Memory compiler layout, SRAM, Register File (RF)Available to...