STA Engineer
6 days ago
We are seeking a highly skilled and experienced Physical Design Engineer to join our team. The ideal candidate will have hands-on experience in chip-level and block-level physical design, timing closure, and signoff processes. This role requires proficiency in industry-standard tools and scripting, along with a strong understanding of design constraints and methodologies.
Key Responsibilities:
Perform chip-level floorplanning, partitioning, timing budget generation, and power planning.Execute top-level place and route (PnR), clock tree synthesis (CTS), block integration, and ECO generation.Handle block-level implementation from netlist to GDSII.Drive timing closure for high-frequency blocks and manage blocks with high instance counts (1M+).Ensure signoff closure for timing (including SI and OCV), power, IR drop, and physical verification.Apply signal integrity (SI) prevention and fixing methodologies.Conduct layout edits and physical design optimizations.Automate design tasks and manage UNIX-based environments.
Primary Skills:
Chip-level and block-level physical design expertise.Hands-on experience with Synopsys ICC and PrimeTime.Proficient in signoff closure for timing, power, IR, and physical verification.Strong understanding of SI and OCV impacts and mitigation strategies.Experience with high-frequency designs and large instance count blocks.Proficient in layout editing techniques.
Secondary Skills:
Familiarity with Mentor Olympus and Atoptech toolsets.Experience in design automation.Proficiency in UNIX systems.Scripting knowledge in Tcl and/or PERL.
Educational Qualification:Bachelor's or Master's degree in Electrical Engineering, Electronics, VLSI, or a related field.
-
STA Engineer
4 weeks ago
Hyderabad, Telangana, India Finite Hr Consulting Full timeJob DescriptionThis role is for an STA Engineer to be a key contributor in the synthesis and static timing analysis of complex SoCs. The ideal candidate will have extensive experience in timing closure, I/O constraint development for industry-standard protocols, and hands-on experience with advanced technology nodes.Responsibilities- Perform synthesis of...
-
STA & Synthesis engineers
4 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeSTA & Synthesis Engineers Experience : 2-3 years Location : Hyderabad AMD TB flow expertise of 2 years. Good at scripting tcl/python/perl. Understands synth/STA/LEC/CLP Able to debug issues on own and present root cause + solution Interested,please drop your updated resume to
-
STA & Synthesis engineers
4 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeSTA & Synthesis Engineers Experience : 2-3 yearsLocation : HyderabadAMD TB flow expertise of 2 years.Good at scripting tcl/python/perl.Understands synth/STA/LEC/CLPAble to debug issues on own and present root cause + solutionInterested,please drop your updated resume to janagaradha.n@acldigital.com
-
STA & Synthesis engineers
2 weeks ago
Hyderabad, Telangana, India ACL Digital Full timeSTA & Synthesis Engineers Experience : 2-3 yearsLocation : HyderabadAMD TB flow expertise of 2 years.Good at scripting tcl/python/perl.Understands synth/STA/LEC/CLPAble to debug issues on own and present root cause + solutionInterested,please drop your updated resume to janagaradha.n@acldigital.com
-
STA Engineer High Salary
4 weeks ago
Hyderabad, Telangana, India MosChip Semiconductor Technology Limited Full timeJob DescriptionJob description- Experience into STA and timing closure/signoff experience with PD domain skill-set/knowledge.- Candidate should be able to understand the timing constraints, analyze design details, analyze timing reports from prepcts to postcts stages, in-depth concepts of- Candidate is preferably expert in PT and Tempus tools.Role: ASIC /...
-
Trainee Engineer
5 days ago
Hyderabad, Telangana, India Quest Global Full time US$ 90,000 - US$ 1,20,000 per yearJob Requirements Role Summary:Assist the STA team in checking timing quality of chip designs to make sure signals arrive at the right time and the chip works at the intended speed.Key Responsibilities:Support timing analysis of digital circuits using STA toolsRun timing checks like setup, hold, and clock skewWork with synthesis, placement & routing teams to...
-
Senior Design Engineering Specialist
1 day ago
Hyderabad, Telangana, India beBeeEngineering Full time ₹ 15,00,000 - ₹ 25,00,000Physical Design Engineer RoleWe are seeking an experienced Physical Design Engineer to join our team. The ideal candidate will have a strong background in physical design methodologies and sub-micron technology.Key Responsibilities:In-depth knowledge of netlist-to-GDSII implementation, including floor planning, placement, CTS, routing, STA, power integrity...
-
Lead Design Engineer
3 weeks ago
Hyderabad, Telangana, India Cadence Full timeJob DescriptionAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Role : Lead Design Engineer, Digital Physical Desing- Responsibilities- Block level Netlist to GDS delivery- Subsystem level floorplan, PnR and timing closure- FCFP/FCI/FCT activities - Full Chip Floor planning, Full chip Integration,...
-
CAD Synthesis Engineer
1 day ago
Hyderabad, Telangana, India Xilinx Full timeJob DescriptionWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded....
-
Visionary Digital Design Engineer
3 days ago
Hyderabad, Telangana, India beBeeDesign Full time ₹ 1,50,00,000 - ₹ 2,50,00,000Design Engineering LeaderWe're seeking a seasoned professional to assume a key role in our digital design team. As a Design Engineering Leader, you will be responsible for delivering high-quality designs that meet the needs of our customers.Key Responsibilities:Block level Netlist to GDS deliverySubsystem level floorplan, PnR and timing closureFCFP/FCI/FCT...
