STA Engineer

4 weeks ago

Hyderabad, Telangana, India Finite Hr Consulting Full time
Job Description

This role is for an STA Engineer to be a key contributor in the synthesis and static timing analysis of complex SoCs. The ideal candidate will have extensive experience in timing closure, I/O constraint development for industry-standard protocols, and hands-on experience with advanced technology nodes.

Responsibilities

- Perform synthesis of complex SoCs at both block and top levels.
- Develop and write timing constraints for intricate designs, including those with multiple clocks and voltage domains.
- Lead post-layout timing closure for multiple tape-outs, including handling timing ECOs and achieving STA signoff.
- Develop I/O constraints for industry-standard protocols such as DDR1/2/3, SDR, LPDDR, Flash, SPIs, Ethernet, USBHS, USBFS, JTAG, Display, etc.
- Conduct formal verification (RTL-to-netlist and netlist-to-netlist) with DFT constraints.

Skills

- Expertise in synthesis and Static Timing Analysis (STA).
- Proficiency in writing timing constraints for complex designs.
- Hands-on experience with post-layout timing closure, including timing ECOs.
- Expertise in I/O constraint development for various industry-standard protocols.
- Strong knowledge of EDA tools such as RC, DC, PT, PTSI.
- Good understanding of VLSI process and device characteristics.
- Good understanding of deep submicron parasitic effects and crosstalk effects.

Qualifications

- B.Tech. or M.Tech. with relevant experience in Synthesis, STA.
- Hands-on experience working on technology nodes like 28nm, 20nm, 14nm, 10nm

  • STA & Synthesis engineers

    4 weeks ago

    Hyderabad, Telangana, India ACL Digital Full time

    STA & Synthesis Engineers Experience : 2-3 years Location : Hyderabad AMD TB flow expertise of 2 years. Good at scripting tcl/python/perl. Understands synth/STA/LEC/CLP Able to debug issues on own and present root cause + solution Interested,please drop your updated resume to

  • STA & Synthesis engineers

    4 weeks ago

    Hyderabad, Telangana, India ACL Digital Full time

    STA & Synthesis Engineers Experience : 2-3 yearsLocation : HyderabadAMD TB flow expertise of 2 years.Good at scripting tcl/python/perl.Understands synth/STA/LEC/CLPAble to debug issues on own and present root cause + solutionInterested,please drop your updated resume to janagaradha.n@acldigital.com

  • STA & Synthesis engineers

    2 weeks ago

    Hyderabad, Telangana, India ACL Digital Full time

    STA & Synthesis Engineers Experience : 2-3 yearsLocation : HyderabadAMD TB flow expertise of 2 years.Good at scripting tcl/python/perl.Understands synth/STA/LEC/CLPAble to debug issues on own and present root cause + solutionInterested,please drop your updated resume to janagaradha.n@acldigital.com

  • STA Engineer High Salary

    4 weeks ago

    Hyderabad, Telangana, India MosChip Semiconductor Technology Limited Full time

    Job DescriptionJob description- Experience into STA and timing closure/signoff experience with PD domain skill-set/knowledge.- Candidate should be able to understand the timing constraints, analyze design details, analyze timing reports from prepcts to postcts stages, in-depth concepts of- Candidate is preferably expert in PT and Tempus tools.Role: ASIC /...

  • STA Engineer

    6 days ago

    Hyderabad, Telangana, India Capgemini Full time US$ 90,000 - US$ 1,20,000 per year

    Job Description We are seeking a highly skilled and experienced Physical Design Engineer to join our team. The ideal candidate will have hands-on experience in chip-level and block-level physical design, timing closure, and signoff processes. This role requires proficiency in industry-standard tools and scripting, along with a strong understanding of design...

  • Trainee Engineer

    5 days ago

    Hyderabad, Telangana, India Quest Global Full time US$ 90,000 - US$ 1,20,000 per year

    Job Requirements Role Summary:Assist the STA team in checking timing quality of chip designs to make sure signals arrive at the right time and the chip works at the intended speed.Key Responsibilities:Support timing analysis of digital circuits using STA toolsRun timing checks like setup, hold, and clock skewWork with synthesis, placement & routing teams to...

  • Senior Design Engineering Specialist

    1 day ago

    Hyderabad, Telangana, India beBeeEngineering Full time ₹ 15,00,000 - ₹ 25,00,000

    Physical Design Engineer RoleWe are seeking an experienced Physical Design Engineer to join our team. The ideal candidate will have a strong background in physical design methodologies and sub-micron technology.Key Responsibilities:In-depth knowledge of netlist-to-GDSII implementation, including floor planning, placement, CTS, routing, STA, power integrity...

  • Lead Design Engineer

    3 weeks ago

    Hyderabad, Telangana, India Cadence Full time

    Job DescriptionAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Role : Lead Design Engineer, Digital Physical Desing- Responsibilities- Block level Netlist to GDS delivery- Subsystem level floorplan, PnR and timing closure- FCFP/FCI/FCT activities - Full Chip Floor planning, Full chip Integration,...

  • CAD Synthesis Engineer

    2 days ago

    Hyderabad, Telangana, India Xilinx Full time

    Job DescriptionWHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded....

  • Visionary Digital Design Engineer

    3 days ago

    Hyderabad, Telangana, India beBeeDesign Full time ₹ 1,50,00,000 - ₹ 2,50,00,000

    Design Engineering LeaderWe're seeking a seasoned professional to assume a key role in our digital design team. As a Design Engineering Leader, you will be responsible for delivering high-quality designs that meet the needs of our customers.Key Responsibilities:Block level Netlist to GDS deliverySubsystem level floorplan, PnR and timing closureFCFP/FCI/FCT...