Associate Staff Physical Design Engineer

8 hours ago


Hyderabad, Telangana, India Silicon Labs Full time ₹ 1,80,000 - ₹ 2,40,000 per year

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world's most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at 

Meet the Team
Join a dynamic Physical Design team that drives end-to-end SoC implementation, from RTL to tape-out. We work closely with design, verification, and architecture groups to deliver high-performance, low-power solutions. Collaboration, innovation, and technical excellence define our culture—making this an exciting place to grow, lead, and make a real impact.

 

About the Role
We are seeking a highly skilled Lead Engineer – Physical Design to join our Silicon Engineering team in Hyderabad. In this role, you will drive the design, implementation, and optimization of advanced SoCs using state-of-the-art physical design methodologies. You will work on challenging synthesis, floorplanning, place-and-route, timing closure, and sign-off flows while mentoring a team of engineers and collaborating with cross-functional groups. This is an excellent opportunity to contribute to world-class silicon solutions and grow as a technical leader.

 

Responsibilities

  • Lead and execute the end-to-end physical design flow for complex SoCs and IP blocks (RTL handoff to GDSII).
  • Define and drive strategies for floorplanning, CTS, placement, routing, and timing closure.
  • Own and optimize PPA (Power, Performance, Area) metrics for assigned designs.
  • Manage design constraints, synthesis strategies, and sign-off (timing, IR drop, EM, DRC/LVS).
  • Collaborate with RTL, DFT, verification, and packaging teams for seamless integration.
  • Drive EDA tool automation and methodology improvements for efficiency and scalability.
  • Mentor and guide junior engineers to foster technical growth and excellence.
  • Work with foundries and vendors on process bring-up, PDK updates, and tape-out readiness.

 

Requirements

  • B.E./B.Tech or M.E./M.Tech in Electrical Engineering, VLSI, or related field.
  • 8+ years of experience in ASIC physical design, including at least 2+ years in a technical leadership role.
  • Strong hands-on expertise in Synopsys (ICC2, Fusion Compiler, PrimeTime), Cadence (Innovus, Tempus), or similar tools.
  • Proven background in timing analysis, low-power methodologies, and ECO flows.
  • Deep understanding of the architecture-to-GDSII flow and sign-off requirements.
  • Excellent problem-solving, leadership, and communication skills.

Preferred Qualification:

  • Experience in chip-level integration and hierarchical design methodologies.
  • Knowledge of UPF/CPF, power gating, DVFS, and other low-power techniques.
  • Familiarity with DFT, STA, and physical verification methodologies.
  • Exposure to multi-clock, multi-voltage, and multi-domain designs.
  • Previous experience with customer-facing or cross-site collaboration.

Benefits & Perks :

Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.

  • Equity Rewards (RSUs)
  • Employee Stock Purchase Plan (ESPP)
  • Insurance plans with Outpatient cover
  • National Pension Scheme (NPS)
  • Flexible work policy
  • Childcare support

Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.



  • Hyderabad, Telangana, India Synopsys Full time

    and RequirementsAt Synopsys we re at the heart of the innovations that change the way we work and play Self-driving cars Artificial Intelligence The cloud 5G The Internet of Things These breakthroughs are ushering in the Era of Smart Everything And we re powering it all with the world s most advanced technologies for chip design and software...


  • Hyderabad, Telangana, India Randstad Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Key ResponsibilitiesLead block-level PNR activities from floorplanning through final routing, ensuring robust physical implementation aligned with timing, power, and area goals.Drive power grid design and EM/IR-aware routing strategies to ensure block-level power integrity and reliability.Collaborate closely with timing closure engineers to resolve physical...


  • Hyderabad, Telangana, India MosChip® Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    Company Description:MosChip Technologies is a publicly traded company specializing in Silicon and Product Engineering solutions with over 1300 engineers based in Silicon Valley, USA, and India. With expertise spanning end-to-end silicon design, verification, systems, software, and device engineering, MosChip offers comprehensive solutions including...


  • Hyderabad, Telangana, India Marvell Technology Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    About MarvellMarvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries,...


  • Hyderabad, Telangana, India Quest Global Full time ₹ 12,00,000 - ₹ 18,00,000 per year

    Job Requirements Job Title: Lead Physical Design EngineerWe are currently seeking a highly skilled Lead Physical Design Engineer to join our team on a temporary basis. As the Lead Physical Design Engineer, you will be responsible for overseeing the physical design process, ensuring the successful implementation of complex integrated circuits. Key...


  • Hyderabad, Telangana, India Quest Global Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Job Requirements Job Title: Lead Physical Design Engineer We are currently seeking a highly skilled Lead Physical Design Engineer to join our team on a temporary basis. As the Lead Physical Design Engineer, you will be responsible for overseeing the physical design process, ensuring the successful implementation of complex integrated circuits. Key...


  • Hyderabad, Telangana, India Qualcomm Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    *Company:*Qualcomm India Private Limited*Job Area:*Engineering Group, Engineering Group > Hardware Engineering*General Summary:*As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware...


  • Hyderabad, Telangana, India MosChip Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Role Description:This is a full-time on-site role for a Senior Lead Physical Design Engineer based in Hyderabad. The Senior Physical Design Engineer will be responsible for tasks related to physical design, physical verification, logic design, circuit design, and RTL design in the development of silicon products.Qualifications:He/She should be able to do...


  • Hyderabad, Telangana, India IIT Hyderabad Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    What You'll Be Doing : In this position, you will expect to lead all block/chip level PD activities. PD activities includes floor plans, abstract view generation, RC extraction, PNR, STA, EM,IR DROP, DRCs & schematic to layout verification.Work in collaboration with design team for addressing design challenges. Help team members in debugging tool/design...


  • Hyderabad, Telangana, India ACL Digital Full time

    Senior / Lead Physical Design Engineer - EMIR Job Description: Good understanding of IR/Power-Domain-Network signoff at SOC & block level. Experience in RHSC tool. Good at scripting – python. Must have knowledge of Physical Implementation (Synthesis and Place & Route). Effective communication. Strong analytical and problem solving abilities. EMIR signoff...