Senior ASIC DFT Engineer

3 days ago


Bengaluru, Karnataka, India Google Full time
Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, a related field, or equivalent practical experience.
  • 5 years of experience with ATPG, low power designs, BIST, JTAG, IJTAG tools and flow.
  • Experience with DFT EDA Tessent tools.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Proficient with IJTAG ICL, PDL terminology, ICL extraction, ICL modeling with Siemens Tessent Tool, Spyglass-DFT, DFT Scan constraints, and evaluating STA paths.
  • Knowledge of high-performance design DFT techniques like SSN, high bandwidth IJTAG.


About the job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our Hardware team researches, designs, and develops new technologies and hardware to make our user's interaction with computing faster, more powerful, and seamless. Whether finding new ways to capture and sense the world around us, advancing form factors, or improving interaction methods, our Hardware team is making people's lives better through technology.



Responsibilities
  • Work with a team of DFT Engineers, RTL and Physical Designer Engineers on subsystem level DFT SCAN, MBIST Architecture with multiple voltage, power domains.
  • Work with junior members of the DFT team to deliver overall deliverables for two or more complex subsystems in a SoC.
  • Write basic to complex scripts to automate the DFT flow.
  • Develop tests that can be used for production in the ATE flow.
  • Communicate and work with multi-disciplined and multi-site teams.

  • Senior DFT Engineer

    3 weeks ago


    Bengaluru, Karnataka, India, Karnataka L&T Technology Services Full time

    L&T Technology is hiring for Senior DFT Engineers / Lead DFT Engineer with 8-15 Years of experience. Job Location : Bangalore Skills Expertise should be : ATPG, SOC, ASIC DFT.


  • Bengaluru, Karnataka, India Google Full time

    Minimum qualifications:Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience. 3 years of experience in DFT design or CAD.Experience with DFT EDA tools like Tessent.Experience with scripting in languages like Python and Tcl.Experience in developing and maintaining DFT flows and methodologies.Preferred...


  • Bengaluru, Karnataka, India Google Full time

    Minimum qualifications:Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience. 3 years of experience in DFT design or CAD.Experience with DFT EDA tools like Tessent.Experience with scripting in languages like Python and Tcl.Experience in developing and maintaining DFT flows and methodologies.Preferred...


  • Bengaluru, Karnataka, India Google Full time

    Minimum qualifications:Bachelor's degree in Electrical Engineering or a related field, or equivalent practical experience.3 years of experience in DFT design or CAD.Experience with DFT EDA tools like Tessent.Experience with scripting in languages like Python and Tcl.Experience in developing and maintaining DFT flows and methodologies.Preferred...

  • DFT Engineer

    2 weeks ago


    Bengaluru, Karnataka, India, Karnataka Best NanoTech Full time

    We are seeking an experienced DFT Engineer to join our ASIC/SoC design team. Thecandidate will be responsible for planning, implementing, and validating Design-for-Teststrategies to ensure optimal testability and quality of semiconductor designs. Key Responsibilities:• Design, implement, and verify DFT methodologies including Scan Insertion,MBIST, LBIST,...


  • Bengaluru, Karnataka, India Amazon Full time ₹ 12,00,000 - ₹ 24,00,000 per year

    The team that built the innovative Silicon IP AZ1 Neural Edge that is powering the latest generation of Echo devices is looking for a Senior DFT Engineer to continue to innovate on behalf of our customers. We are a part of Amazon Lab126 that revolutionized reading with our Kindle family of products and re-imagined user experience through Echo and Alexa. We...


  • Bengaluru, Karnataka, India Google Full time ₹ 1,50,000 - ₹ 2,50,000 per year

    Minimum qualifications:Bachelor's degree in Electrical Engineering, a related field, or equivalent practical experience.5 years of experience with ATPG, low power designs, BIST, JTAG, IJTAG tools and flow.Experience with DFT EDA Tessent tools.Preferred qualifications:Master's degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or...

  • DFT Engineer

    1 day ago


    Bengaluru, Karnataka, India ACL Digital Full time

    Job Title: DFT EngineerExperience Level: 4+ yearsLocation: Hyderabad/BanglaoreJob Description:Key Responsibilities:Develop and implement DFT architecture and methodologies for ASIC/SoC designs.Insert and verify scan chains (scan insertion, ATPG, scan stitching).Implement MBIST/Logic BIST using industry-standard tools and flows.Work on boundary scan (IEEE ,...

  • Senior DFT Engineer

    3 weeks ago


    Bengaluru, Karnataka, India, Karnataka Eximietas Design Full time

    Hi All,Greetings from Eximietas!Position: Senior DFT Engineers/Leads/Architects.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and experience in scan chain...

  • DFT engineers

    1 week ago


    Bengaluru, Karnataka, India Source-Right Inc. Full time

    Position: DFT engineers (SI46FT RM 3676)Job Description:We are seeking experienced DFT Engineers with strong expertise in Scan, ATPG, and MBIST for SoC/ASIC designs. The role focuses on implementation, pattern generation, and verification of DFT features to ensure high test coverage and silicon readiness.Key Responsibilities:Implement and verify Scan, ATPG,...