
Tapeout Engineering Engineer
4 days ago
Engineer - Tapeout Engineering
Title: Engineer Tapeout Engineering
Introduction:
GLOBALFOUNDRIES is looking for a highly motivated Tapeout Operations Engineer to work in the Global Tapeout and Mask Organization, based in Bangalore. The successful candidate will work with 100% quality and minimal cycle time in mind. This role requires a close working relationship with internal teams: Frame Design, Product Management, Release, Manufacturing, Field Application Engineers, Application Engineers, Customer Engineering, Sales, Process Design Kit (PDK), Process Integration and Yield (PI / YE), DRC Review Board (DRB) etc. Candidates also work on Tapeout Logistics of various PE Accounts of TLI Engineers and help them facilitate the work seamlessly with Foundry Customers to provide exceptional tapeout services in the increasingly complex and competitive world of wafer manufacturing. Critical duties include providing DRC services, debug DRC failures, submissions of design waivers and reviews, performing PE logistics setups and reviews. A Candidate must be able to work in a fast paced and quickly evolving team environment. The candidate must help on Automation work initiated by TLI engineers and on Continuous Improvement Projects such as TAT Efficiency.
Your Job
- Interact with other GF Internal Teams such as Frame and Fab Integration Engineers to provide DRC services, Step plan / Frame and waiver solutions / options to Customers.
- Understand the Design Manuals and release notes of the DRC package.
- Assist Fab, Field Engineers and Customer on DRC queries.
- Support Fab on ad-hoc DRC request during tapeout.
- Collaborate with Worldwide TLI and DTM Leadership Teams to develop and Implement work improvement methods or methodologies to improve efficiencies, reduce costs, and improve cycle times.
- Strong ability to learn and explore new technologies, opportunities, and continuous improvement.
Required Qualifications:
- Bachelor's Degree (B.E. / B.Tech) in Electronics Engineering, VLSI, Microelectronics, Data Engineering, Data Science or Semiconductor Industry related Engineering or Physical Science from a reputed institution or university
- Language Fluency – Proficiency in spoken and written English
- Work Flexibility Demands – Available in unsociable hours throughout the year.
Preferred Qualifications:
- Exposure to Semiconductor Process or Layout Design Engineering
- Familiar with EDA Physical Verification tools from Mentor Graphics, Cadence, or Synopsys.
- Scripting skills in Perl, Tcl/Tk and Linux shell.
- Exceptional Spoken and Written Proficiency in English
- Strong analytical and critical thinking skills.
- Strong ability to learn and explore new technologies, opportunities, and continuous improvement.
- Should be flexible as a Team Player and motivated as an Individual Contributor
- Proficiency in Microsoft Excel, Word, and PowerPoint
- Data analysis, deriving metrics and presentation skills.
- Ability to interact effectively with both external and internal customers at all levels and from various cultural backgrounds and geographies.
#NCGProgramIND
GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency and innovation whilst our employees feel truly respected, valued and heard.
As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities.
All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations.
To ensure that we maintain a safe and healthy workplace for our GlobalFoundries employees, please note that offered candidates who have applied for jobs in India will have to be fully vaccinated prior to their targeted start date. For new hires, the appointment is contingent upon the provision of a copy of their COVID-19
vaccination document, subject to any written request for medical or religious accommodation.
Information about our benefits you can find here:
Experience LevelMid Level-
IO Layout Staff Engineer
2 days ago
IND - Karnataka - BANGALORE, India Globalfoundries Engineering Private Limited Full time ₹ 12,00,000 - ₹ 36,00,000 per yearIO Layout Staff Engineer Title: Principal Engineer - IO Layout Design About GlobalFoundries GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world's most inspired technology companies. With a global manufacturing footprint spanning three...
-
15h Left! Senior Engineer
3 days ago
Bangalore, Karnataka, India Quest Global Full timeJob Requirements We are looking for the experienced Physical Design Engineers for the upcoming projects This is a fulltime on-site role based in Banglore or Hyderabad Ownership of blocks with area and timing criticality Should be able to understand the design implement the design perform signoff checks fix the violations and make the block tapeout ready...
-
DFT Engineer
1 day ago
bangalore, India Capgemini Engineering Full timeExperience: 4+yearsLocation: BangaloreJob DescriptionWill be responsible for Designing and Implementing DFT techniques.Should hava a good understanding of Memory BIST/Scan /OnChip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/LogicBIST on complex SOCs to improve testability.Test Modes implementation and verification, scan...
-
Dft engineer
2 weeks ago
Bangalore, India Capgemini Engineering Full timeExperience : 4+years Location : Bangalore Job Description Will be responsible for Designing and Implementing DFT techniques. Should hava a good understanding of Memory BIST/Scan /On Chip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/Logic BIST on complex SOCs to improve testability. Test Modes implementation and...
-
DFT Engineer
2 days ago
Bangalore, India Capgemini Engineering Full timeExperience : 4+years Location : Bangalore Job Description Will be responsible for Designing and Implementing DFT techniques. Should hava a good understanding of Memory BIST/Scan /OnChip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/LogicBIST on complex SOCs to improve testability. Test Modes implementation and verification,...
-
DFT Engineer
3 days ago
Bengaluru, Karnataka, India, Karnataka Capgemini Engineering Full timeExperience: 4+yearsLocation: BangaloreJob DescriptionWill be responsible for Designing and Implementing DFT techniques.Should hava a good understanding of Memory BIST/Scan /OnChip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/LogicBIST on complex SOCs to improve testability.Test Modes implementation and verification, scan...
-
Physical Verification Engineer
3 days ago
Bengaluru, Karnataka, India, Karnataka LeadSoc Technologies Pvt Ltd Full timePhysical Verification EngineerJob DescriptionWork with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out.Co-work with Place & Route team to resolve full-chip layout integration issues.Work with various implementation team to drive Physical VerificationCoordinates...
-
Physical Verification Engineer
6 days ago
Bangalore, India LeadSoc Technologies Pvt Ltd Full timePhysical Verification Engineer Job Description Work with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. Co-work with Place & Route team to resolve full-chip layout integration issues. Work with various implementation team to drive Physical...
-
Physical Verification Engineer
5 days ago
bangalore, India LeadSoc Technologies Pvt Ltd Full timePhysical Verification EngineerJob DescriptionWork with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out.Co-work with Place & Route team to resolve full-chip layout integration issues.Work with various implementation team to drive Physical VerificationCoordinates...
-
DFT Engineer
2 weeks ago
bangalore district, India Capgemini Engineering Full timeExperience : 4+years Location : Bangalore Job Description Will be responsible for Designing and Implementing DFT techniques. Should hava a good understanding of Memory BIST/Scan /OnChip Compression/At-speed Scan/Test-clocking/Boundary Scan/Analog Testing/Pin-muxing/LogicBIST on complex SOCs to improve testability. Test Modes implementation and...