Physical Verification Engineer

2 weeks ago


bangalore, India LeadSoc Technologies Pvt Ltd Full time

Physical Verification EngineerJob DescriptionWork with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out.Co-work with Place & Route team to resolve full-chip layout integration issues.Work with various implementation team to drive Physical VerificationCoordinates with internal IP owners on IP related issues.Coordinates with Manufacturing Team on DRC related issues.Provide automation solutions to improve efficiency in tape-out flow.Report on tapeout issues.Custom LayoutRequirementBachelor/Masters Degree in Electrical/Electronics Engineering / Computer Science3-10 years of physical verification or design experiencePreferably well-versed in Calibre, ICVProficient in script programming, such as, Tcl, Perl or C-shellProficient in UNIX (Linux) platformsTrack record of successful tapeout of chipsStrong communication skills, problem solving and analytical skills



  • Bangalore, India ACL Digital Full time

    Physical Verification Engineers Experience : 2-5 years Location : Bangalore Job Description – Physical Verification Engineer Key Responsibilities Perform physical verification for SoCs, cores, and block-level designs. Run and debug DRC (Design Rule Check), LVS (Layout vs. Schematic), ERC (Electrical Rule Check), Antenna checks, and DFM (Design for...


  • Bangalore, India LeadSoc Technologies Pvt Ltd Full time

    Physical Verification Engineer Job Description Work with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. Co-work with Place & Route team to resolve full-chip layout integration issues. Work with various implementation team to drive Physical Verification...


  • Bangalore, India ACL Digital Full time

    Physical Verification Engineers Experience : 3 years Location : Bangalore Will be responsible for Runing Physical verification analysis for multiple designs, analyzing results and providing fixes to address the issues for complex cpu designs, in latest technology nodes. n (LVS, DRC, ERC, PERC, Antenna, DFM) at block and top levels. Collaborate with Physical...


  • bangalore district, India ACL Digital Full time

    Physical Verification Engineers Experience : 3 years Location : Bangalore Will be responsible for Runing Physical verification analysis for multiple designs, analyzing results and providing fixes to address the issues for complex cpu designs, in latest technology nodes. n (LVS, DRC, ERC, PERC, Antenna, DFM) at block and top levels. Collaborate with Physical...


  • Bangalore, India ACL Digital Full time

    Physical Verification Engineer Experience: 2 to 5 Years Location: Bangalore Notice Period: Immediate Job Description Key Responsibilities: Perform Physical Verification checks including DRC, LVS, ERC , and Antenna checks at block and full-chip level . Work with foundry rule decks (TSMC / Samsung / GF / Intel / UMC etc.) to ensure design sign-off compliance....


  • bangalore, India ACL Digital Full time

    Physical Verification EngineersExperience : 2-5 yearsLocation : BangaloreJob Description – Physical Verification EngineerKey ResponsibilitiesPerform physical verification for SoCs, cores, and block-level designs.Run and debug DRC (Design Rule Check), LVS (Layout vs. Schematic), ERC (Electrical Rule Check), Antenna checks, and DFM (Design for...


  • Bangalore, India ACL Digital Full time

    Experience of 5+ years in Physical verification and closure. Location: Bangalore NP - Immediate Main responsibility of the candidate will be around achieving a clean GDS view with below key items: Physical Verification closure for Arm CPU implementation: Should have completed multiple tape-outs with Physical Verification closure role in the past Strong...


  • bangalore, India ACL Digital Full time

    Experience of 5+ years in Physical verification and closure. Location: BangaloreNP - ImmediateMain responsibility of the candidate will be around achieving a clean GDS view with below key items:Physical Verification closure for Arm CPU implementation:Should have completed multiple tape-outs with Physical Verification closure role in the pastStrong...


  • Bangalore, India Mulya Technologies Full time

    Large Semiconductor Service Organization with revenue over 600 Million USD Location: Chennai Senior Physical Verification Lead Engineer/ Physical Verification Engineer Experience: 6+ years BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design Detailed knowledge of EDA tools and flows for power, Ansys Redhawk /Cadence Voltus experience is...


  • bangalore, India Mulya Technologies Full time

    Large Semiconductor Service Organization with revenue over 600 Million USDLocation: ChennaiSenior Physical Verification Lead Engineer/ Physical Verification EngineerExperience: 6+ yearsBE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical DesignDetailed knowledge of EDA tools and flows for power, Ansys Redhawk /Cadence Voltus experience is...