STA - Synthesis Design Engineer

1 week ago


Hyderabad, Telangana, India AMD Full time ₹ 1,04,000 - ₹ 1,30,878 per year

WHAT YOU DO AT AMD CHANGES EVERYTHING
We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

AMD together we advance_

SILICON DESIGN ENGINEER 2
The Role
The focus of this role is to execute the front end implementation of sub-blocks or IP. This involves ownership of synthesis, LEC, CLP, prelayout STA and postlayout STA/Timing closure. Co-ordinate with design team and PNR teams.

Key Responsibilities

  • Responsible for front end implementation of IPs which includes synthesis, LEC, CLP, prelayout STA and postlayout STA/Timing closure
  • Collaborate with designer and PNR teams to achieve closure.
  • Execute as per schedule.
  • Complete quality delivery for synthesis and timing closure.
  • Debug and resolve technical issues

Preferred Experience

  • Experienced in synthesis and timing closure
  • Good to have experience in LEC, CLP
  • Have handled blocks with complex designs, high frequency clocks and complex clocking
  • complete understanding of timing constraints, low power aspects and concepts of DFT
  • Have debug experience to solve issues.
  • scripting and automation

Academic Credentials

  • Bachelors with 2 years of experience or Masters degree with 1 years of experience in Electrical Engineering

Benefits offered are described:
AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.



  • Hyderabad, Telangana, India kinara Full time

    As an Implementation Engineer at Kinara, a Bay Area-based venture backed company, you will play a crucial role in leading and executing Synthesis and Static Timing Analysis (STA) for complex AI SoC designs with multi-mode and multi-power domain functionalities. Your responsibilities will include: - Conducting Synthesis and STA to ensure the quality and...

  • Physical Design

    2 weeks ago


    Hyderabad, Telangana, India Adiz Digitech Full time ₹ 9,00,000 - ₹ 12,00,000 per year

    Experience in ASIC/SoC Physical Design & STA implementation (Synthesis to GDSII). EDA tools - Synopsys: Design Compiler, ICC2, PrimeTime. Cadence: Innovus, Tempus, TCL, Perl, Python, ShellSTA concepts — setup/hold analysis, OCV/AOCV, SI, & Crosstalk


  • Hyderabad, Telangana, India AideWiser SolTek Full time ₹ 1,04,000 - ₹ 1,30,878 per year

    ASIC RTL Design EngineerJob Description:Exp: 5 to 8 yrsLocation: HyderabadGood knowledge on the digital concepts and ASIC flowExperience in RTL coding is a must.Must have hands on experience with SoC design and integration.Experience in Verilog/System-Verilog is a must.knowledge of AMBA protocols - AXI, AHB, APBBasic knowledge on verificationUnderstanding of...


  • Hyderabad, Telangana, India, Telangana Talent Sutra Full time

    Expertise in one or more of the following domains:Power Optimization: Experience with low-power design techniques and methodologies, including the use of the Unified Power Format (UPF).Timing Optimization: Proficiency in static timing analysis (STA) and experience with design constraints using the Synopsys Design Constraints (SDC) format.Functional Safety...

  • VLSI Design Engineer

    2 weeks ago


    Hyderabad, Telangana, India Skills Connect Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Mandatory : Looking for candidates who can join immediately or max in 15 days only apply. Experience : 5 - 8 Years Expertise in one or more of the following domains : - Power Optimization : Experience with low-power design techniques and methodologies, including the use of the Unified Power Format (UPF). - Timing Optimization : Proficiency in...


  • Hyderabad, Telangana, India Talent Sutra Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Expertise in one or more of the following domains:Power Optimization: Experience with low-power design techniques and methodologies, including the use of the Unified Power Format (UPF).Timing Optimization: Proficiency in static timing analysis (STA) and experience with design constraints using the Synopsys Design Constraints (SDC) format.Functional Safety...

  • Design Engineer

    4 days ago


    Hyderabad, Telangana, India Silicon Labs Full time ₹ 8,00,000 - ₹ 24,00,000 per year

    Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world's most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity...


  • Hyderabad, Telangana, India SEMI LEAF Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Dear Connections,We are Hiring "RTL Design Engineer"·      Location: Bangalore/Hyderabad·      Experience: 4+ YearsJob Summary :We are looking for highly skilled RTL Design Engineers with proven hands-on experience in at least three end-to-end production-grade projects.The ideal candidate should have a strong foundation in RTL coding...

  • STA Lead Engineer

    4 days ago


    Hyderabad, Telangana, India MosChip Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Required skills:Job Description:Experience into STA and timing closure/signoff experience with PD domain skill-set/knowledge.Candidate should be able to understand the timing constraints, analyze design details, analyze timing reports from prepcts to postcts stages, in-depth concepts of 14nm technode STA analysis, DCD knowledge.Candidate is preferably expert...

  • Physical Design

    2 weeks ago


    Hyderabad, Telangana, India Adiz Digitech Private Limited Full time ₹ 31,12,656 - ₹ 25,53,57,697 per year

    7+ years of experience in ASIC/SoC Physical Design and STA implementation. Prior experience in handling complex hierarchical designs and leading block-level or top-level integration.Required Skills & Tools:Strong expertise in ASIC Physical Design flow (Synthesis to GDSII).Hands-on experience with EDA tools such as:Synopsys: Design Compiler, ICC2,...