
Design Engineer
1 day ago
Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world's most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more at
Who We Are
Silicon Labs is a leader in secure, intelligent wireless technology for a more connected world. Our integrated hardware and software platform, intuitive development tools, and robust ecosystem enable developers to solve complex wireless challenges with ease. We hire the most innovative talent to solve the industry's toughest problems and deliver cutting-edge solutions across IoT, infrastructure, automotive, and consumer markets.
What You'll Do
As a Static Timing Analysis (STA) Engineer, you will be responsible for timing sign-off of high-performance SoCs and ASICs. You'll work closely with cross-functional teams to ensure timing closure across various operating modes and process corners.
Responsibilities:
- Own STA execution for digital blocks or top-level designs
- Develop and validate SDC constraints for RTL-to-GDSII flow
- Analyze setup/hold violations and collaborate with RTL, synthesis, and physical design teams
- Generate and interpret timing reports using industry-standard tools
- Implement timing ECOs to resolve critical path issues
- Contribute to timing methodology improvements and automation
- Perform timing checks for CDC, false paths, and multicycle paths
**What You Need
Required Qualifications:**
- 2–4 years of experience in STA for ASIC or SoC development
- Strong understanding of timing fundamentals including PVT variations and clocking schemes
- Proficiency with tools like Synopsys PrimeTime or Cadence Tempus
- Experience in writing and debugging SDC constraints
- Scripting skills in TCL, Perl, or Python
- Exposure to synthesis, floorplanning, and physical design flows
- Strong analytical and communication skills
Education:
- B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, VLSI, or related fields
Benefits & Perks :
Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.
- Equity Rewards (RSUs)
- Employee Stock Purchase Plan (ESPP)
- Insurance plans with Outpatient cover
- National Pension Scheme (NPS)
- Flexible work policy
- Childcare support
Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.
-
Senior Analog Layout Design Engineers
7 days ago
Hyderabad, Telangana, India Eximietas Design Full time US$ 1,50,000 - US$ 2,00,000 per yearHiGreetings from Eximietas DesignWe are actively looking to hireSenior Analog Layout Design Engineers / Leadswith(TSMC 5nm preferred)7–15 yearsof experience to join our growing team.Locations: Hyderabad.Notice Period:30 days or less preferred.Job Description:We're seeking highly skilled professionals with astrong background in lower FINFET technology nodes...
-
Principal Design Engineer
2 weeks ago
Hyderabad, Telangana, India Cadence Design Systems Full time ₹ 20,00,000 - ₹ 25,00,000 per yearAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.In-depth understanding of high-speed Serdes/Memory interface circuits like I/O's,PLL's, Clocking, Datapath's.Hands on experience on PCIe Gen3/4/5/6, GDDRx/DDRx/LPDDRx memory interface circuits.Strong Analog Design and I/O Design fundamentals....
-
Senior Interior Designer
5 days ago
Hyderabad, Telangana, India DESIGN BLOX Full time ₹ 6,00,000 - ₹ 12,00,000 per yearLooking for Experienced Interior Designer (atleast 1 year of work experince).Please only apply if you have bachelors degree in either architecture or interior design - job role not for civil engineering graduatesPay as per market standards.You can check our work at Instagram: design_blox
-
Hyderabad, Telangana, India Pragmatic Design Solution Full time ₹ 15,00,000 - ₹ 25,00,000 per yearJoin our innovative automotive client as a Senior Mechanical Design Engineer – Automotive Lighting Packaging. In this pivotal role, you'll lead the mechanical design, integration, and validation of advanced lighting systems, utilising CATIA V5 to produce high-quality, manufacturable solutions that align with industry standards and OEM guidelines.We are...
-
Senior Analog Layout Design Lead
4 weeks ago
Hyderabad, Telangana, India Eximietas Design Full timeHi Greetings from Eximietas DesignWe are actively looking to hire Senior Analog Layout Design Engineers / Leads with 7–15 years of experience to join our growing team. Locations: Hyderabad Notice Period: 30 days or less preferred.Job Description:We're seeking highly skilled professionals with a strong background in lower FINFET technology nodes (TSMC 5nm)...
-
Senior Analog Layout Engineer
4 weeks ago
Hyderabad, Telangana, India Eximietas Design Full timeHi....Greetings from Eximietas DesignWe are actively looking to hire Senior Analog Layout Design Engineers / Leads with (TSMC 5nm) 5–12 years of experience to join our growing team. Locations: Hyd. Notice Period: Immediate - 30 days or Less PreferredJob Description:We're seeking highly skilled professionals with a strong background in lower FINFET...
-
Senior Analog Layout Engineer
3 days ago
Hyderabad, Telangana, India Eximietas Design Full time ₹ 15,00,000 - ₹ 25,00,000 per yearHi....Greetings from Eximietas DesignWe are actively looking to hireSenior Analog Layout Design Engineers / Leadswith(TSMC 5nm)5–12 yearsof experience to join our growing team.Locations:Hyd.Notice Period:Immediate - 30 days or Less PreferredJob Description:We're seeking highly skilled professionals with astrong background in lower FINFET technology nodes...
-
Virtual Reality Designer
7 days ago
Hyderabad, Telangana, India Laespace Design Studio Full time ₹ 9,00,000 - ₹ 12,00,000 per yearCompany DescriptionSince 2012, Laespace Design Studio has been transforming spaces with our professional and creative team. From initial strategic planning to the final touches, we guide our clients every step of the way. Our goal is to make your personal style shine by incorporating your preferences into every design concept. We offer new inspiration and...
-
Design Engineer II
1 week ago
Hyderabad, Telangana, India Cadence Design Systems Full time ₹ 15,00,000 - ₹ 25,00,000 per yearAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Experience : 3 to 6 + YearsQualification : BE or B.Tech / ME or M.TechResponsibilitiesChip Level IO Planning, Bump Planning and RDL RoutingCoordination with FCFP and Block Owners for the RDL integrationIP Integration activities for PLL, PVT Sensors...
-
Design Engineer
3 days ago
Hyderabad, Telangana, India Chinni Industries Full time ₹ 9,00,000 - ₹ 12,00,000 per year*Ro*le DescriptionThis is a full-time on-site role for a Design Engineer located in Hyderabad. The Design Engineer will be responsible for developing and enhancing product designs, collaborating with the engineering team, utilizing Computer-Aided Design (CAD) software, and ensuring that all designs meet quality and safety standards. The role involves working...